

Reliable Communication in Systems on Chips

Giovanni De Micheli
Stanford University
Stanford, CA 94305, USA
nanni@stanford.edu

Categories and Subject Descriptors

B.8 Performance and Reliability

General Terms

Design, Reliability

Keywords

SoCs, VLSI, Networking

System on Chip (SoC) design faces several challenges which are due to the extremely small nature of electronic devices and the consequent opportunity to realize multi-processing systems of extremely high complexity. To manage large scale design, SoCs are assembled out of complex standard parts, such as programmable cores and memory arrays. Thus, the major design challenge is to provide correct and reliable operation of the interconnected components. Top-down correct component interconnection will become increasingly harder to succeed, because the interface features of components will also scale-up in complexity. New design methodologies will need to leverage component self-configuration and adaptation to the underlying communication fabric.

The structured realization of on-chip interconnection is the future *platform* for multi-processor SoC design, and consists of a *micro-network* of components, where routing wires can be abstracted as communication channels [1, 3]. Due to device downsizing and voltage downscaling, signal transmission will face an increasingly noisier environment, where noise abstracts undesirable effects such as timing variations, cross-talk and interference.

The design of micro-networks requires the combination of techniques coming from networking and micro-electronic domains. Design objectives include achieving high bandwidth with low communication latency, low error rates and low energy consumption. Opportunities stem from the ability of using *ad hoc* networks on chip and designing communication protocols customized to the application and architecture.

Micro-network design can be achieved by extending synthesis technology to cope with the particular features of micro-networks and their components, such as programmable switches, pipelined links and network interfaces to programmable cores and memories [6]. The support for optimization of the network topology and parameters will provide competitive advantage over manual solutions.

Reliable network design will address coping with signal integrity in the physical channels while supporting reliable

end-to-end data transmission. Note that signal integrity may be consciously lowered while searching for operational voltages of computational/storage units and voltage swings on links that reduce the system energy consumption [8].

Information encoding, packetization and routing are distinctive aspects of reliable micronetwork design [2]. Information encoding in switches or data interfaces has shown to be effective in raising the *mean time to failure* (MTTF) of communication links in noisy environments. Shadow registers have been successfully used to increase resiliency against soft errors, and more generally, against timing errors.

Data packetization provides us with a versatile framework to encapsulate data for reliable transmission with a low overhead. Different packetization schemes and packet routing strategies [9] have also been addressing specific needs for micro-networks, such as the support for guaranteed throughput on specific links in combination with best-effort communication services on other links [4].

Overall, the design of reliable micronetworks is a challenging research area. The combination of various design objectives, such as performance, low-energy communication, and MTTF addresses some of the current needs of the design community. Moreover, the ability to synthesize and optimize reliable micro-networks provides a competitive advantage for the realization of complex multi-processor SoCs.

1. REFERENCES

- [1] L. Benini and G. De Micheli, "Networks on Chips: A New SoC Paradigm," *IEEE Computers*, January 2002, pp. 70-78.
- [2] D. Bertozzi, L. Benini and G. De Micheli, "Low-Power Error-Resilient Encoding for On-chip Data Busses," *DATE Proceedings*, Paris, 2002, pp. 102-109.
- [3] W. Dally and B. Towles, "Route Packets, Not Wires: On-Chip Interconnection Networks" *DAC Proceedings*, pp. 684-689, 2001.
- [4] K. Goossens et al. "Networks on Silicon: Combining Best Efforts and Guaranteed Services," *DATE Proceedings*, pp. 423-427, 2002.
- [5] P. Guerrier, A. Grenier, "A Generic Architecture for On-chip Packet-switched Interconnections," *DATE Proceedings*, pp. 250-256, 2000.
- [6] A. Jalabert, S. Murali, L. Benini, G. De Micheli, "XpipesCompiler: A Tool for Instantiating Application Specific Networks on Chip," *DATE Proceedings*, 2004, pp. 884-889.
- [7] S. Kumar et al. "A Network on Chip Architecture and Design Methodology", *IEEE Annual Symposium on VLSI*, April 2002, pp. 105-112.
- [8] F. Worm, P. Ienne, P. Thiran, and G. De Micheli, "An Adaptive Low-power Transmission Scheme for On-chip Networks," *ISSS Proceedings*, 2002.
- [9] T. Ye, L. Benini and G. De Micheli, "Packetization and Routing Analysis of On-chip Multiprocessor Networks," *Journal of System Architecture*, 2004.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. To copy otherwise, to republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee.

DAC 2004, June 7-11, 2004, San Diego, California, USA.

Copyright 2004 ACM 1-58113-828-8/04/0006 ...\$5.00.