Automatic Verilog Code Generation through Grammatical Evolution
Authors:
Ulya Rahmet Karpuzcu
Abstract:
This work aims to investigate the automatic generation of Verilog code, representing digital circuits through Grammatical Evolution (GE). Preliminary tests using a simple full adder generation problem have been performed.
