Philosophic Comments on Data Base Context and Management in Design Automation

Edwin B. Hassler, Jr.
Texas Instruments Incorporated

The word "context" in the title is chosen quite specifically. In design automation the data base structure and organization are relevant but not of primary concern: rather, the content of a data base and its interaction with various processes are of greater importance. It might appear that the word "environment" is more appropriate in this context, but this is true only if it is further qualified. Therefore, I have chosen to use the word "context", since where a design automation data base is utilized it should explain its own meaning by virtue of being there; otherwise, it is not performing the function for which it was designed...

CRITIC: An Integrated Circuit Design Rule Checking Program

Lawrence M. Rosenberg, Carole Benbassat RCA Corporation, Somerville, N. J. 08876

INTRODUCTION

The ever growing complexity of integrated circuits has motivated the development of CAD programs to help pinpoint potential errors in the IC artwork. This has become extremely important because of the large loss of time and money which occurs when an artwork error is found after an IC is manufactured. More subtle and perhaps even more serious is an undetected non-catastrophic violation of a design rule that reduces IC manufacturing yield and therefore needlessly increases cost over a long period of time.

A computer-aided approach is quite natural for this application because of the huge amount of tedious work involved in IC artwork checking by human eye and the relative geometrical simplicity of most design rule checks. Experience has proven that even the most careful checking of artwork by eye misses many potential errors.

A design rule checking program called CRITIC (Computer Recognition of Illegal Technology in Integrated Circuits) has been in active production use at RCA for over two years, particularly for COS/MOS, PMOS and SOS ICs and also for high speed bipolar IC development. It is capable of checking design rules involving such geometrical properties of figures as minimum width and interrelationships such as minimum clearance, minimum enclosure and one figure inside another. It can perform these checks for figures on any number of single mask levels or between figures on different mask levels. It should be pointed out that the program is general and could also be applied to technologies other than Integrated Circuits, such as printed circuit boards...

- [1.] Tamin, M., "XYTOLR A Computer Program for Integrated Circuit Mask Design Checkout", B.S.T.J., 51, No. 7 (Sept. 72) pp. 1581-1593
- [2.] Koller, K. and Lauther, U., "AUTOPRUEF Ein Programm zur Geometrischen Prufung von Muskenentwurfer fur Integrierte Schaltkreise", Siemens Forsch. U. Entwickl. Ber. Bd. 2 No. 2 (1973) pp. 98-100
- [3.] Ressler, David G., "A Simple Computer-Aided Artwork System That Works", Proceedings of Design Automation Workshop, this issue

Master Slice LSI Computer Aided Design System

Y. Ozawa, M. Murakami, K. Suzuki

OKI Electric Industry Co., Ltd, 550-5, Higashi Asakawa-cho Hachioji City, Tokyo, JAPAN

ABSTRACT

This paper presents a Computer Aided Design (CAD) system which is intended for practical use in master-slice LSI design and testing. This system includes five sub-systems; PLACEMENT, ROUTING, IMPROVE, ARTWORK, and TEST GENERATION.

- [1] Uno R. Koders, "PARTITIONING AND CARD SELECTION", in M. A. Brever (eds), Design Automation of digital systems, Vol. 1 (Prentice-Hall, 1972), pp. 173-212.
- [2] K. Mikami and K. Tabuchi, "A Computer Program for Optimal Routing of Printed Circuit Connectors", IFIPS Proc., Vol. H47, 1968.
- [3] C. Y. Lee, "An Algorithm for Path Connections and Its Applications", IRE Trans. on Electronic Computers, Vol. EC-10, No. 3 September 1961, pp. 346-365.
- [4] A. J. Symonds, "Auxiliary-storage associative data structure for PL/I", IBM System Journal, Vol. 7, Nos. 3 & 4, 1968, pp. 229-245.
- [5] J. P. Roth, W. G. Bouricius, and P. R. Schneider, "Programmed Algorithms to Compute Tests to Detect and Distinguish Between Failures in Logic Circuits", IEEE Trans. on Electronic Computers, Vol. EC-16, No. 5, October 1967, pp. 567-580.
- [6], H. Kubo, "A Procedure for Generating Test Sequences to Detect Sequential Circuit Failures", NEC Re & Dev., No. 12, 1968, pp. 69-78.
- [7] M. Murakami and Y. Ozawa, "A Fault Detecting Pattern Generation Procedure for A Sequential Circuit", to be published in Information Processing in Japan, in U.S.A., June 1973.

Advanced LILAC - An Automated Layout Generation System for MOS/LSIs

Tokinori Kozawa, Hiroshi Horino, Tadakatu Ishiga, Junya Sakemi Shoji Sato Central Research Laboratory, Hitachi Ltd., Kokubunji, Tokyo, 185 Japan

Introduction

The demand for large scale integrated circuits (LSIs) having more than twenty thousand gates per chip is increasing year by year. To reduce the time necessary for designing LSIs many kinds of systems have been developed and introduced. [2][3][4][5][6][7][8] Since the time required for the chip layout during the development of MOS/LSIs take up more than half of total design time, a sophisticated CAD system is urgently needed. In the layout design of MOS/LSIs the CAD system for Aids to manual design is not a sufficient design tool. There are two categories of configurations in IC layout CAD; 1) Interactive Graphic CAD [1][2], 2) Batch Processing system. The system including automatic design procedures often uses large computers under the batch processing system.

Several papers reported automated placement and routing of a chip layout. These involved either individual programs, i.e. Partitioning [3][4], Placement [5], Wire Routing [6][7], or total systems [8]. The object of programs was restricted to polycell layout.

Recently, logic circuits have overcome restrictions of the polycell approach, and generally contain new devices -- PLA(Programmable Logic Arrays) [9], ROM(Read Only Memory), or SR(Shift Register). In the CAD system with restricted polycell layout, it is impossible to design the chip layout of an LSI -- containing large functional blocks like PLAs.

This paper describes the layout model and algorithm applied to an advanced LILAC system which is capable of automatically designing MOS/LSI chip layouts containing PLAs. The system, which is a fully automated design system, inputs logic description and outputs layout drawing. No intervention is needed. The system configulation is shown in Figure 1. The main features of the system are: 1) generation of bgic file, 2) partitioning (to generate groups of elements consisting of blocks), 3) determination of the number and location of the external wiring area which is the interconnection channel between blocks, 4) assignment of the external wiring to the each area, 5) cell placement, 6) terminal assignment of the cell, 7) routing in a block, 8) routing of the external wiring area, 9) output of data for XY plotter to magnetic tape...

- [1] N. Sugiyama, et.al., An Integrated Circuit Design Problem on Graph-Theoretical Approach, 1970 IEEE. ISSCC.
- [2] J.F. Jarvis, Interactive Graphics Mask Design Program, 1971 IEEE. ISSCC p.116
- [3] B.W. Kernighan, et.al., An Efficient Heuristic Procedure for Partitioning Graph, BSTJ, p291 307, Feb. 1970
- [4] D.G. Schweikert, et.al., A Proper Model for the Partitioning of Electrical Circuits, the 9th DA Workshop, p57, 1972
- [5] D.M. Schuler, et.al., Clustering and Linear Placement, the 9th DA Workshop, p50, 1972
- [6] R.L. Mattison, A High Quality, Low Cost Router for MOS/LS I
- the 9th DA Workshop, p.94, 1972
- [7 B.W. Kernighan, et.al., An Optimum Channel-Routing Algorithm for Polycell Layout of Integrated Circuits, the 10th DA Workshop, p.50, 1973
- [8] T. Kozawa, et.al., Block and Track Method for Automated Layout Generation of MOS/LSI Arrays, 1972 IEEE, ISSCC, p.62

- [9], Electronics, Mar. 30, 1970, p.133
- [10] H. Horino, et.al., Routing Algorithm between two Blocks or Element, IECE(Japan) materials for Semiconductor and Transistor Study, No. SSD-70-64, Mar. 1971
- [11] H. Kawanishi, et.al., A Routing Method of Building Block LSI, IECE(Japan) materials for Circuit and System Theory Study, No. CT73-19, July 1973
- [12] N. Amano, et.al., An Elimination Method for Cyclic Path of the Wiring Restriction Graph in LILAC system, 1973 IECE(Japan) Digst. of Conf. No. 1397
- [13] T. Asano, et.al., Realizability of Wiring for Building Block Type LSI, Trans. on IECE(Japan) Vol. 56-A, No 9, p.489 496, Sep. 1973

Computer-Aided Process Design and Simulation for Forging of Turbine Blades

Nuri Akgerman, David J. Kasik
Battelle's Columbus Laboratories, Columbus, Ohio

ABSTRACT

Turbine and compressor blades for jet engines and gas turbines are forged from high-strength alloys and require close control of the process parameters. The design and manufacture of the dies require particular attention, for they impart their geometry to the final product. For precision forging, the die surface must be corrected for local elastic deflections and thermal shrinkage.

Considering turbine blades as a geometric family, a system of programs was developed to aid in forging process design. Given data on the configuration of the blade, the material properties and the forging conditions, this system of programs calculates (a) the optimum forging plane to minimize lateral forces, (b) the required stock volume and weight, (c) the forging load and the torque on the dies, (d) the optimum flash dimensions for uniform metal flow, (e) the average temperature of the blade during forging and (f) the local stresses and elastic deflections during forging. A simulation of the process aids in preform design and in minimization of flash losses by determining the proper position of the preform in the die.

This system of programs requires the ability to visualize the forging die to facilitate the design process. Computer graphics has been used in two phases to aid this visualization; first, in the design of the dies using the system and second, in explaining its capabilities to others.

The first phase relies on the use of interactive graphics techniques to provide information about the die, which includes representations of (a) the preform determined by the programs, (b) the cutter paths necessary to cut the part, and (c) the die itself. Interactive graphics allows the user to make decisions and modify his design rapidly.

The second phase uses motion picture techniques to present the findings of this project. Computer animation has been added to conventional techniques to help audiences conceptualize the forging process. The animation allows the audience to view the process in slow motion by illustrating metal flow behavior and the variations of die stresses during forging. This technique has proved to be successful in demonstrating the capabilities of the system to a wide range of audiences.

- [1] Tarmann, H., et al., "Precision Forged Turbine Blades, Manufacturing, Properties, and Materials", (in German) Berg-und Huttenmannische Monatshefte, 112, No. 11, p 351.
- [2] Voigtlander, O., "The Manufacturing of Bades for Turbines and Compressors: Precision Forging of the Airfoil", (in German) Industrie-Anzeiger, 91, No. 40, p 908.
- [3] Hoffmanner, A.L, "Plasticity Theory as Applied to Forging of Titanium Alloys", paper presented at the Symposium on Thermal Mechanical Treatment of Metals, London, May 1, 1970.
- [4] Anonymous, "Computerized Forging", Manufacturing Engineering Management February, 1974, p 19.
- [5] Akgerman, N., and Altan, "Modular Analysis of Geometry and Stresses in Closed-Die Forging: Application to a Structural Part", ASME Trans. J. Engr. for Industry, Vol. 94, Series B, p 1025.
- [6] N. Akgerman, T.L. Subramanian, T. Altan, "Manufacturing Methods for a Computerized Forging Process for High-Strength Materials", Technical Report AFML-TR-73-284, January, 1973.

- [7] Huggins, W.H., and Entwistle, D., Iconic Communications; The John Hopkins, University Press; Baltimore, Maryland, 1974
- [8] Kasik, D.J., "FLIP--A Superset of the Integrated Graphics System (IGS) for Movie-Making", UAIDE Proceedings, 1973.

Metasystem: A Hierarchically Structured Graphic Tool

Nitta P. Dooner*, Pat Velderman**, Janice R. Lourie***, Ann C. Gubiotti****,

Allan Kaufman****

*IBM T. J. Watson Research Center, Yorktown Heights, N. Y.

**IBM Advanced Systems Development Division, Mohansic, N. Y.

***IBM Systems Science Institute, New York, N. Y.

****Texaco Inc., New York, N. Y.

*****Morgan Guarantee Trust, New York, N. Y.

INTRODUCTION

This paper describes a first system for generating programmed systems for computer aided fabric design. Two aspects of the system are explored. First the design strategy which led to the construction of a mechanism to provide for a variety of design tools is explained. The hierarchical structure of the system as well as the nature of its modules are detailed. Second the facilities available in the system are presented. The designing systems produced by this higher level system incorporate features of our previous systems such as display and modification of the design on a graphic unit. In addition three new functions are available in the system. The first is a tool which allows the artist to introduce his design concepts directly into the system in a manner that is most natural to him. The second new facility provides the point paper designer with a means of tracing a design into the system on an electronic tablet and simultaneously viewing it gridded, according to a specified gauge, on the screen. The third function assists the point paper designer develop his design into repeat by reinspecting the elements of his gridded design whether it was traced or optically scanned. As a result of this reinspection, areas of the design are now identified and may be enlarged, reduced, moved or erased from the design.

BIBLIOGRAPHY

- [1.] Textile Graphics/Computer-Aided, Janice R. Lourie with Nitta P. Dooner consultant, (Fairchild Inc., 1973).
- [2.] Programming Productivity Techniques, Janice R. Lourie and Nitta P. Dooner, (Forthcoming Prentice Hall, 1974)
- [3.] U. S. Patent 3,529,298 September 15, 1970, Graphical Design of Textiles, J. R. Lourie
- [4.] U. S. Patent 3,644,935 February 22, 1972, Method of Identifying Connected Regions in a Large Segmented Pattern, J. R. Lourie
- [5.] U. S. Patent Office Defensive Publication T921-021 April 16, 1974, Processing of Data for Multicolor or Other Multisymbol Design, Nitta P. Dooner, Janice R. Lourie, Lin S. Woo.

An Integer Arithmetic Path Expansion Algorithm

T. A. Weber, D. G. Schweikert Bell Laboratories, Murray Hill, New Jersey

ABSTRACT

Graphical display systems are often built around a minicomputer with limited word size, core, and instruction repertoire. Thus, plotting algorithms which do not need floating point software or hardware are particularly valuable. Since the usual (CRT) graphical display has limited resolution, the typical floating point evaluations of square roots and transcendental functions are often unnecessarily accurate.

Extending the integer arithmetic functional plotting concepts, integer algorithms are presented for the calculation of Euclidean distance, plotting of lines perpendicular and parallel to a given line segment, and the calculations of the intersection of two (slant) lines, all to an accuracy of one screen unit. These algorithms are combined into an algorithm to plot the outline of a path expanded from a centerline of straightline segments, with unrestricted orientations.

The algorithms have been implemented on a PDP-8 minicomputer with a Tektronics 611 storage scope. They are routinely used to display integrated circuit mask descriptions.

- [1] J. E. Bresenham, Algorithm for computer control of a digital plotter., IBM Systems J., Vol. 4, No. 1, (1965).
- [2] J. E. Gorman and Jaan Raamot, Integer arithmetic technique for digital control computers., Computer Design, Vol. 9, No. 7, (July 1970), 51-57.
- [3] B. R. Fowler, XXMASK., Bell Laboratories Record, Vol. 47, No. 6, (July 1969), 204-209.
- [4] A. G. Gross, J. Raamot, and (Mrs.) S. B. Watkins, Computer systems for pattern generator control., BSTJ, Vol. 49, No. 9, (Nov. 1970), 2011-2029.

An Interactive Man-Machine Approach to the Computer Logic Partitioning Problem

M. Hanan, A. Mennone, P. K. Wolff, Sr. IBM Thomas J. Watson Research Center, Yorktown Heights, New York

ABSTRACT

The problem of partitioning computer logic has been attacked in the past by manual and automatic techniques. We describe an interactive approach which combines aspects of both approaches and creates results which are better than those obtainable by either approach independently. An overview of the system is presented, several algorithms discussed and experimental results are given.

- [1] M. Hanan and J. M. Kurtzberg, "Placement Techniques", Chap. 5 in Design Automation of Digital Systems: Theory and Techniques Vol. 1, Prentice-Hall, N. J. (1972)
- [2] B. W. Kernighan and S. Lin, "An Efficient Heuristic Procedure for Partitioning Graphs", BST5, Vol. 14, No. 2 (Feb. 1970) pp. 291-307.
- [3] U. Kodres, "Partitioning and Card Selection", Chap. 4 in Design Automation of Digital Systems: Theory and Techniques Vol. 1, Prentice-Hall, N. J. (1972).
- [4] A. Mennone and R. L. Russo, "An Example Computer Logic Graph and Its Partitions and Mappings", IBM T. J. Watson Res. Center, Yorktown Heights, N. Y., Report RC 4319 (Mar. 29, 1973).
- [5] R. L. Russo, P. H. Oden and P. K. Wolff, Sr., "A Heuristic Procedure for the Partitioning and Mapping of Computer Logic Graphs", IEEE Trans, on Comp., Vol. C-20, No. 12 (Dec., 1971) pp. 1455-1462.
- [6] R. L. Russo, P. K. Wolff, Sr., "ALMS: Automated Logic Mapping System", Proceedings of the Share, ACM. IEEE Design Automation Workshop, June 28-30, 1971, pp. 118-127.
- [7] L. Steinberg, "The Backboard Wiring Problem: A Placement Algorithm", SIAM Rev. Vol. 3, No. 1 (Jan. 1961) pp. 37-50.PI Right column, top.

An Improved Graph-Theoretic Model for the Circuit Layout Problem

W. M. Vancleemput, J. G. Linders University of Waterloo, Waterloo, Ontario, Canada

Abstract

The use of topological methods for the circuit layout problem is surveyed first. In the second part an improved model is proposed, which allows pin and gate assignment in function of the layout.

Keywords: design automation, computer-aided design, integrated circuit layout, printed circuit board design

Bibliography

[Akers] Akers, S. B., Geyer, J. M. and Roberts, D. L. (1970), "IC Mask Layout with a Single Conductor Layer", Proc. 7-th DAW, San Francisco, June 1970, p. 7-16.

[Akers] Akers, S. B. and Hadlock, F. O. (1969), "Graph Theory Models of Electrical Networks and their Minimum Cross-over Layouts", Conf. on Graph Theory and Computing, Kingston, Jamaica, Jan. 1969.

[Basden] Basden, A. and Nichols, K. G. (1973), "New Topological Method for Laying out Printed Circuits", Proc. IEEE, Vol. 120, No. 3, p. 325-328, March 1973.

[Engl] Engl, W. L., Mlynski, D. A. and Pernards, P. (1973), "Computer-Aided Topological Design for Integrated Circuits", IEEE Trans. on Circuit Theory, Vol. CT-20, No. 6, p. 717-725, Nov. 1973.

[Goldstein] Goldstein, A. J. and Schweikert, D. G. (1973), "A Proper Model for Testing the Planarity of Elect. Circuits", BSTJ, Vol. 52, No. 1, p. 135-142, Jan. 1973.

[Kodres] Kodres, U. R. (1961), "Formulation and Solution of Circuit Card Design Problems through Use of Graph Methods", Proc. IECP Symp., Boulder, Colorado Advances in Electronic Circuit Packaging, G. A. Walker, Ed., Vol. 2, p. 121-142, 1961.

[Rose] Rose, N. A. (1970), "Computer-Aided Design of Printed Wiring Boards", Ph.D. Thesis, University of Edinburgh, April 1970.

[Schweikert], Schweikert, D. G. and Kernighan, B. W. (1972), "A Proper Model for the Partitioning of Elect. Circuits", Proc. 9-th DAW, Dallas, June 1972, p. 57-62.

[Tarjan] Tarjan, R. E. (1971), "An Efficient Planarity Algorithm", Ph.D. Thesis, Stanford University, Nov. 1971, 160 pp. Report CS-244-71; Diss. Abstr., Vol. 32, No. 12, p. 6974B; University Microfilms, No. 72-16807.

[Ulrich] Ulrich, J. W. (1968), "A Computational Theory of Planar Imbedding", Ph.D. Thesis, University of Texas, Austin, 1968 Diss. Abstr., Vol. 19, p. 3840B; University Microfilms 69-6231.

[Ulrich] Ulrich, J. W. (1970), "A Characterization of Planar Oriented Graphs", SIAM J. on Appl. Math., Vol. 18, No. 2, p. 364-371, March 1970.

[Vancleemput] Vancleemput, W. M. (1973), "Automated Design of Digital Systems - A Bibliography", University of Waterloo, Dept. of Applied Analysis and Computer Science, October 1973.

[Vancleemput] Vancleemput, W. M. (1974), "Topological Methods for the Circuit Layout Problem", Proc. 8-th Annual Princeton Conf. on Information Sciences and Systems, March 1974.

[Vancleemput] Vancleemput, W. M., "Mathematical Models for the Circuit Layout Problem", to be published.

[Vancleemput] Vancleemput, W. M., "Mathematical Models and Algorithms for the Circuit Layout Problem", University of Waterloo, Ph.D. Thesis, to be published.

[VanLier] VanLier, M. C. and Otten, R. H. (1973), "On the Mathematical Formulation of the Wiring Problem", Int. J. of Circuit Theory and Applications, Vol. 1, p. 137-147, 1973.

[Weinberg] Weinberg, L. (1968), "Microelectronics and Printed Circuits: Problems and their Solutions", Proc. 5-th DAW, Washington, July 1968, p. 3.1-3.30.

[Weissman] Weissman, J. (1962), "Boolean Algebra, Map Coloring and Interconnections", Amer. Math. Monthly, Vol. 69, p. 608-613, 1962.

[Yoshida] Yoshida, K. and Nakagawa, T. (1969), "Topological Layout Design of Monolythic IC in CAD", Digest ISSCC, Philadelphia, Feb. 1969, p. 136-137.

[Fletcher] Fletcher, A. J. (1972), "Eureka: a System for Laying out Circuits Using a Single Layer of Interconnections", Proc. Int. Conf. on Computer-Aided Design, University of Southampton, April 1972, p. 25-30.

A Partitioning Technique For LSI Chips Including a Bunching Algorithm

P. T. Wang
IBM Corporation, Manassas, Virginia

This paper discusses a partitioning technique which initially orders circuits according to a scoring mechanism, and thus uses a two-stage interchange technique to arrive at a final partition.

Paper not received in time for publication

A Simple Computer-Aided Artwork System that Works

David G. Ressler
RCA Corporation, Somerville, N. J.

INTRODUCTION

The need for computer assistance in handling artwork for various industrial processes has spawned a number of different systems designed to input, edit and prepare artwork with varying degrees of human interaction during the process. The system described here for processing integrated circuit artwork was begun when there were fewer commercial systems available than there are now. In the intervening five years this system has matured such that the Solid State Division of RCA uses it in the production of its COS/MOS circuits, as well as for many of the other solid state devices it manufactures...

Automated Inspection of Electronic Assemblies

C. A. Harlow, S. E. Henderson, D. A. Rayfield, R. J. Johnston, S. J. Dwyer, III University of Missouri, Columbia, Missouri

ABSTRACT

Automated Visual Inspection Systems for electronic assemblies have been investigated. Three major phases have been researched: scanning devices, software algorithms, and possible computer systems.

- [1.] Berkowitz, S., "Girl--Graph Information Retrieval Language--Design of Syntax", Software Engineering, Vol. 2, pp. 119-139, Academic Press: New York, 1971.
- [2] Bhustian, A. K., "Guidelines for Minicomputer Selection", Computer Design, April 1971.
- [3] "DATAPRO Reports on Minicomputers", DATAPRO Research Corp., Delran, New Jersey, 1974.
- [4] Ejiri, M., M. Mese and S. Ikeda, "A Process for Detecting Defects in Complicated Patterns", U.S./Japan Seminar on Picture and Scene Analysis, Kyoto, Japan, July 1973.
- [5] Harlow, C. A., "Image Analysis and Graphs", Technical Report IALTR 17-72, Image Analysis Laboratory, Department of Electrical Engineering, University of Missouri-Columbia, September 1972. Also in Computer Graphics and Image Processing, Vol. 2, No. 1, pp. 60-72, August 1973.
- [6] Harlow, C. A., S. E. Henderson and G. S. Lodwick, "Computer Analysis of Knee Radiograms", Technical Report IAL-TR 12-72, Image Analysis Laboratory, Departments of Electrical Engineering and Radiology, University of Missouri-Columbia, April 1972.
- [7] Harlow, C., R. Taylor, W. McFarland, A. Kahveci and S. Dwyer, III, "Computer Analysis of Electronic Assemblies", Technical Report IAL-TR 23-73; Image Analysis Laboratory, Department of Electrical Engineering, University of Missouri-Columbia, October 1973.
- [8.] Lechner, R. and W. Stallings, "A Minicomputer Programming Language", Proceedings, ACM Annual Conference, Atlanta, Georgia, August 1973.
- [9] McCartney, L. and H. Wilkerson, editors, "The Year Mini Users Shed the Security Blanket", Infosystems, pp. 24-39, January 1974.
- [10] Merrill, R. D., "Representations of Contours and Regions for Efficient Computer Search" CACM, February 1973.

Map: A User-Controlled Automated Mask Analysis Program

Cheryl L. Mitchell*, John M. Gould**
*M&S Computing, Inc., Huntsville, Ala.
**NASA, Marshall Space Flight Center, Huntsville, Ala.

ABSTRACT

The Mask Analysis Program is a totally general and application independent FORTRAN program for the analysis and manipulation of graphic data. It is particularly useful in integrated circuit design analysis.

Automated Design and Manufacture of Printed Circuit Boards

Donald L. Peterson
Lear Siegler, Inc. Instrument Division, Grand Rapids, Michigan

ABSTRACT

This paper presents a case history of an automated design, documentation, assembly, and testing system for printed circuit boards. Included are the merits, pitfalls, and economics of such a system.

A Simple, Efficient Design Automation Processor

Lawrence E. Drufel, Douglas C. Schmidt, Robert A. Wagner Vanderbilt University

Introduction

This paper describes a design automation processor which was developed as a design, pedagogical, and research tool at Vanderbilt University. The processor was intended to provide a design aid for the development of small scale switching systems (e.g., controllers, interfaces, etc.). These designs were intended to be realized using TTL logic and TI #18763 wire-wrap boards. While the initial implementation was limited to this technology, flexibility for growth was included in the system design. In addition, although the system is primarily designed for wire-wrapped technology, a wire router is included to provide a printed circuit capability...

- [1] Morgan, H.L. and Wagner, R.A., "PL/C The Design of a High-performance Compiler for PL/1", Proc. SJCC (1971), pp. 503-510.
- [2] Ross, D.T., "The AED Free Storage Package", CACM, vol. 10 (August 1967), pp. 481-492.
- [3] Tarjan, R., "Depth-first Search and Linear Graph Algorithms", SIAM Journal on Computing, vol. 1, no. 2 (June 1972), pp. 146-159.
- [4] Kernighan, B.W. and Lin, S., "An Efficient Heuristic Procedure for Partitioning Graphs", Bell Systems Technical Journal, vol. 49 (1970), pp. 291-307.
- [5] Floyd, R.W., "Algorithm 97, Shortest Path" CACM, vol. 5 (1962), p. 345.
- [6] Hightower, D.W., "A Solution to Line Routing Problems on the Continuous Plane", Proceedings of the Design Automation Workshop (1969), pp. 1-24.PI Right column, bottom.

Microprogramming Design Support System

Akihiko Yamada, Akihiro Kawaguchi, Kazutoshi Takahashi, Shunichi Kato Nippon Electric Co., Ltd., Japan

INTRODUCTION

Recently microprogramming technique has been used in many areas such as computers, peripheral devices, terminals, and so on. Control word organization varies with each control equipment. Also integrated control technique or centralized control technique requires the integration of microprograms depending on system configuration. Therefore generalized and sophisticated design support system has been desired. Microprogramming Design support System, MDS, has been developed to meet such requirements...

- [1.] A. Kawaguchi, et. Al, "Design Automation for Microprogramming", I.P.S. Japan 14th Conf., Dec. 1973.
- [2.] S.S. Husson, "Microprogramming Principles and Practices", Prentice-Hall, Inc., 1970.

Computer Aided Schematics

Gwendolyn G. Hays
Westinghouse Electric Corporation

ABSTRACT

The paper presents an example of how a computer aided system has aided in the generation of publications in a shorter time frame and at a 33 percent cost savings. A program which produces schematics is examined in detail.

Automatic Test-Generation and Test-Verification of Digital Systems

J. P. Verma, D. M. Selove, J. N. Tessier Burroughs Corporation, Mission Viejo, California

ABSTRACT

The widespread use of large scale and medium scale integrated circuits, coupled with the trend towards larger boards, made manual generation of test patterns very expensive, somewhat ineffective, and rather difficult to update for design changes. The advent of MOS LSI's with extremely large gate density made manual test-verification, the process of finding failures detected by a given test pattern, an impossibility. Therefore, a series of programs was developed, over the years, to completely automate the test cycle -- using logic description files as input, the final output for test generation is a test deck compiled in the language of card test equipment and, in the case of test-verification, lists of detected and undetected failures. All this is accomplished within the global constraint of complete (nearly 100%) coverage and prevailing test floor practices.

- [1] Avizienis, A., et al, "The STAR Computer: An Investigation of the Theory and Practice of Fault-Tolerant Computer Design", IEEE Trans. on Computers, Vol. C-20, No. 11, November 1971, pp. 1312-1321.
- [2] Eldred, R. D., "Test Routines Based on Symbolic Logical Statements", Journal of the ACM, 1959, pp. 33-36.
- [3] Seshu, S., & Freeman, D. N., "The Diagnosis of Asynchronous Sequential Switching Systems", IRE Transactions on EC, Vol. EC-11, August 1962, pp. 459-465.
- [4] Seshu, S., "On an Improved Diagnosis Program", IEEE Trans. on Computers, Vol. EC-14, pp. 76-79, February 1965.
- [5] Roth, J. P., "Diagnosis of Automata Failures: A Calculus and a Method", IBM Journal of Research and Development, Vol. 10, pp. 278-291, July 1966.
- [6] Huffman, D. A., "The Synthesis of Sequential Switching Circuits", J. Franklin Institute, Vol. 257, pp. 161-190, 257-303, March and April, 1954.
- [7] Susskind, A. K., "Diagnostics for Logic Networks", IEEE Spectrum, October 1973, pp. 40-47.
- [8] Verma, J. P., "Automatic Tester for PC Boards Using Fault Injection Simulation", Proceedings of 1972 Summer Computer Simulation Conference at San Diego, pp. 92-97
- [9] Putzolu, G R. and Roth, J. P., "A Heuristic Algorithm for the Testing of Asynchronous Circuits", IEEE Transactions on Computers, Vol. C-20, No. 6, pp. 629-647, June 1971.
- [10] Roth, J. P., Bouricius, W. G., and Schneider, R., "Programmed Algorithms to Compute Tests to Detect and Distinguish Failures in Logic Circuits", IEEE Transactions on Computers, Vol. EC-16, No. 5, October 1967, pp. 567-580.
- [11] Armstrong, D. B., "A Deductive Method for Simulating Faults in Logic Circuits", IEEE Transactions on Computers, Vol. C-21, No. 5, pp. 464-471, May 1972.

MSI and LSI Impact on Digital Systems Testing

Hubert H. Huang
The National Cash Register Company, San Diego, California

INTRODUCTION

Basically, there are two approaches to testing digital networks, namely, functional and structural. [1] There are few available publications dealing with functional testing methods. This is due mainly to the lack of a universal algorithm for testing networks that function differently. Moreover, functional testing usually does not yield a complete test of a given network, therefore it does not have as much academic value as structural testing...

In this paper a few functional testing techniques are briefly described. They are heuristic methods used in the computer industry mainly for trouble-shooting purposes. Structural testing has recently been summarized by Professor Susskind [1]. It is the purpose of this paper to show recent testing techniques and to indicate the need for inclusion of self-testing capabilities to chips during the fabrication process.

- [1] A. K. Susskind., "Diagnostics for Logic Networks", IEEE Spectrum, October 1973, PP. 40-47.
- [2] M. A. Breuer, "Recent Developments in the Automated Design and Analysis of Digital Systems", Proceedings of the IEEE, Vol. 60, No. 1, January, 1972, PP. 12-27.
- [3] G. R. Putzolu and J. P. Roth, "A Heuristic Algorithm for the Testing of Asynchronous Circuits.", IEEE Trans. on Computers, Vol. C-20, June 1971, PP. 639-646.
- [4] E. B. Eichelberger, "Hazard Detection in Combinational and Sequential Switching Circuits", IBM J. of Research and Development, Vol. 9, March 1965, PP. 90-99.
- [5] M. A. Breuer, "Functional Partitioning and Simulation of Digital Circuits", IEEE Trans. on Computers, C-19, Nov. 1970, PP. 1038-1046.
- [6] E. G. Ulrich, "Exclusive Simulation of Activity in Digital Networks.", Comm. of the ACM, Vol. 12, Feb. 1969, PP. 102-110.
- [7] "Digest of Papers, Testing to Integrate Semiconductor Memories into Computer Mainframes", October 4, 1972, IEEE publication 72CHP810-2C, sponsored by the IEEE Computer Society, Eastern Area Committee and the Philadelphia Chapter.
- [8] D. C. Ko, "Self-Checking of Multi-Output Combinational Circuits Using Forced-Parity Technique", University of Southern California, Electrical Engineering Department, USCEE Report 451, June 1973.

A System of Computer Programs for Efficient Test Generation for Combinational Switching Circuits

Eskil Kjelkerud
The Royal Institute of Technology, S-100 44 STOCKHOLM 70 Sweden

Abstract

Modules of computer programs for test generation, fault simulation and test minimization for combinational switching circuits have been written. They form a system of computer programs in which a special strategy directs the choice of a test set. The object is to minimize the number of tests which is required for the detection of logical faults in combinational switching circuits.

- [1] Chang, H Y & Manning, E & Metze, G, Fault Diagnosis of Digital Systems., Wiley-Interscience. (1970).
- [2] Roth, J P & Bouricius, W G & Schneider, P R, Programmed Algorithms to Compute Tests to Detect and Distinguish between Failures in Logic Circuits., IEEE Transactions on Electronic Computers EC-16. (1967) 5 (October).
- [3] Armstrong, D B, A Deductive Method for Simulating Faults in Logic Circuits. IEEE Transactions on Computers C-21. (1972) 5 (May).
- [4] Karp, R M & McFarlin, F E & Roth, J P & Wilts, J R, A computer program for the synthesis of combinational switching circuits., Proc. AIEE Annual Symp. Switching Circuit Theory. (1961).

A New Heuristic Test Generation Algorithm for Sequential Circuits

Toshihiro Arima, Mitsukuni Tsuboya, Goro Amamiya, Jiro Okuda Nippon Electric Co., Ltd, Tokyo Japan

Abstract

This paper describes a new heuristic algorithm for the computation of tests to detect failures in sequential logic circuits. In the algorithm, the values of logic blocks in a logic circuit are expressed in boolean vectors with six elements and main process of the algorithm is the operations among these values. Presented in this paper are basic principles for the algorithm, their application procedure with an example and our experiences through the implemented system.

- [1] J.P. Roth, W.G. Bouricius and P.R. Schneider, "Programmed algorithm to compute tests to detect and distinguish between failures in logic circuits", IEEE Trans. Electron. Comput., Vol.EC-16, Oct. 1967, pp.567-580.
- [2] H. Kubo, "A procedure for generating test sequences to detect sequential circuit failures", NEC Res. Develop., No.12, Oct. 1968.
- [3] G.R. PUTZOLU and J.P. Roth, "A heuristic algorithm for the testing of asynchronous circuits", IEEE Trans. Comput., Vol. C-20, June, 1971.
- [4] M.A. Breuer, "A random and an algorithm technique for fault detection test generation for sequential circuits", IEEE Trans. Comput., Vol. C-20, November, 1971, pp.1364-1370.

A Programmable Configurator

F. Beuger, T. W. Sidle, L. W. Leyking, A. G. Livitsanos Burroughs Corporation, Mission Viejo, California

ABSTRACT

This paper discusses a system for programmatic processing of data processing equipment orders. Major tasks performed include analysis of the marketing order for completeness, determination of the required equipment configuration, and parts selection based upon the determined configuration. The key feature is that a single program is able to handle any data processing order within the Burroughs product line. This program is driven by "rules" disk files which are maintained independently through the use of a high level language.

Speculation on the Future of Design Automation

Stephen Y. H. Su
The City College, City University of New York, New York, N.Y.

ABSTRACT

The future direction of the use of design automation for designing and developing digital data processing systems and hardware is highlighted. Some of the unsolved problems in design automation are indicated.

- [1] T. C. Bartee, I. L. Lebow, and I. S. Reed, Theory and Design of Digital Machines, McGraw-Hill Book Co., Inc. 1962.
- [2] D. L. Dietmeyer, Logic Design of Digital Systems, Allyn and Bacon, 1971.
- [3] Y. Chu, Computer Organization and Microprogramming, Prentice-Hall, 1972.
- [4] F. J. Hill and G. R. Peterson, Digital Systems Hardware and Organization and Design, Wiley, 1973.
- [5] S. Y. H. Su and D. L. Dietmeyer, Computer Reduction of Two-Level, Multiple-Output Switching Circuits, IEEE Transactions on Computers, Jan. 1969, pp. 58-63.
- [6] E. S. Davidson, An Algorithm for NAND Decomposition Under Network Constraints, IEEE Transactions on Computers, Dec. 1969, pp. 1098-1109.
- [7] D. L. Dietmeyer and S. Y. H. Su, Logic Design Automation of Fan-In Limited NAND Networks, IEEE Transactions on Computers, Jan. 1969, pp. 11-22.
- [8] S. Y. H. Su and C. W. Nam, Computer-Aided Synthesis of Multiple-Output Multilevel NAND Networks with Fan-In and Fan-Out Constraints, IEEE Transactions on Computers, Dec. 1971, pp. 1445-1455.
- [9] S. Y. H. Su, Trade Your Karnaugh Maps for Topological Procedures that Easily Reduce Switching Functions that Have Many Variables, ELECTRONIC DESIGN, pp. 88-92, Oct. 1973.
- [10] J. P. Roth, Algebraic Topological Method for the Synthesis of Switching System I, Transactions American Mathematical Society, July 1958, pp. 301-306.
- [11] M. B. Baray and S. Y. H. Su, A Digital System Modeling Philosophy and Design Language, Proceedings of the 8th Annual Design Automation Workshop, June 1971, pp. 1-22.
- [12] S. Y. H. Su, M. B. Baray, and R. L. Carberry, A System Modeling Language Translator, Proceedings of the 8th Annual Design Automation Workshop, 1971, pp. 35-49.
- [13] M. B. Baray, S. Y. H. Su, and R. L. Carberry, The Structure and Operation of a Design Language Compatible Simulator, Proceedings of the 8th Annual Design Automation Workshop, 1971, pp. 23-34.
- [14] D. F. Gorman and J. P. Anderson, A Logic Design Translation, Proceedings 1962 Fall Joint Computer Conference, pp. 251-261.
- [15] J. R. Duley and D. L. Dietmeyer, Translation of a DDL Digital System Specification to Boolean Equations, IEEE Transactions on Computer, pp. 305-313, April, 1969.
- [16] Y. Chu, An Introduction to Computer Organization, Prentice-Hall, 1970, Chapt. 5 (simulation)
- [17] S. Y. H. Su, Logic Design and Its Recent Development, Part 6: Computer-Aided Logic Design, COMPUTER DESIGN, pp. 77-83, Feb. 1974.
- [18] S. Y. H. Su, Computer Descriptive Languages -- A Survey(invited paper) to appear in COMPUTER.
- [19] A. W. Currano, PL1 Implementation of Design Language Translator, M. S. Plan 2, Project Report, EECS Dept. of U. of Calif., Berkeley, June 1971.
- [20] J. Chang, Implementation of Design Language Translator, M. S. Plan 2, Project Report, EECS Dept. of U. of Calif., Berkeley, June 1971.
- [21] Y. C. Kim, Implementation of Design Language Compatible Simulator, M.S. Plan 2, Project Report, EECS Dept. U. of Calif., Berkeley, March 1972.
- [22] S. Y. H. Su and G. Chinn, Expanded Logic Level Simulator, Proc. 1971 Summer Simulation Conf. pp. 163-180, San Diego, Calif., June 12-14.
- [23] P. R. Schneider and D. L. Dietmeyer, An Algorithm for Synthesis of Multiple-Output Combinational Logic, IEEE Transactions on Computers, Feb. 1969, pp. 117-128.

- [24] M. A. Marin, On a General Synthesis Algorithm of Logical Circuits Using a Restricted Inventory of Integrated Circuits, Proceedings of the 5th SHARE Design Automation Workshop, 1968, pp. 4-1 to 4-38.
- [25] C. H. Haspel, Automatic Packaging of Computer Circuitry, IEEE International Convention Record, 1965, pp. 14-20.
- [26] D. C. Schmid, Gate-for-Gate Replacement of Combinational Switching Networks, Proceedings of the 9th Annual Design Automation Workshop, 1972, pp. 331-340.
- [27] S.Y.H. Su, Logic Design and its Recent Development Part 5: Fault Diagnosis of Digital Networks, COMPUTER DESIGN, pp. 87-92, Jan. 1974.
- [28] D. C. C. Ko, Self-Checking of Multi-Output Combinational Circuits Using Forced-Parity Techniques, U. of So. Calif., E.E. Dept. Report No. 451 (Ph. D. Thesis), June 1973.
- [29] J. P. Hayes, On Modifying Logic Networks to Improve Their Diagnosability, IEEE Transactions on Computers, Vol. C-23, No. 1 pp. 56-62.
- [30] M. A. Breuer, Testing for Intermittent Faults in Digital Circuits, IEEE Transactions on Computers, Vol. C-22, No. 3, pp. 241-246, March 1973.
- [31] R. L. Russo, P. H. Oden and P. K. Wolf, Sr., A Heuristic Procedure for the Partitioning and Mapping of Computer Logic Graphs, IEEE Transactions on Computers, Vol. C-20, No. 12, pp. 1455-1462, Dec. 1971.
- [32] M. A. Breuer (Editor), Design Automation of Digital Systems Vol. 1, Prentice Hall Chapter 4 partitioning (written by U.R. Kodres)
- [33] C. Y. Lee, An Algorithm for Path Connections and Its Applications, IRE Transactions on Electronic Computers, pp. 346-365, Sept. 1961.
- [34] D. W. Hightower, The Interconnection Problem: A Tutorial, COMPUTER Vol. 7, No. 4 pp. 18-32, April 1974.
- [35.] J. C. Foster, A Router for Multilayer Printed Wiring Backplanes, Proceedings of the 10th Annual Design Automation Workshop, pp. 44-47, 1973.
- [36] S. Y. H. Su, Automated Logic Design via a New Local Extraction Algorithm, Proceedings of National Electronic Conference, pp. 651-656, 1969.
- [37] H. Y. Chang, E. Manning, and G. Metze, Fault Diagnosis of Digital Systems, Wiley, 1970, Chapter 5.
- [38] S. Y. H. Su, An Interactive Design Automation System, Proceedings of the 10th Annual Design Automation Workshop, pp. 253-261, 1973.

An Experimental Comparison of Force Directed Placement Techniques

David C. Wilson, Robert J. Smith, II Southern Methodist University, Dallas, Texas 75275

ABSTRACT

Force-directed placement algorithms are experimentally compared using several sample problems. Significant differences are noted in the computational efficiency of the algorithms, and in the relationship of the placement solution to the routability of the resulting board.

- [1] Wilson, D.C. and Smith, R.J., 'An Annotated Bibliography for Computer-Aided Routing and Placement', ACM Special Interest Group on Design Automation newsletter, Volume 4, Number 1, January 1974, pages 16-43. Earlier version published as Technical Report CP, 73024 Department of Computer Science, Southern Methodist University, Dallas, Texas, September 1973.
- [2] Hanan, M. and Kurtzberg, J.M., "Design Automation of Digital Systems: Chapter 5, Placement Techniques", M.A. Breuer, editor, Prentice-Hall Publishing Company, 1972.
- [3] Hanan, M. and Kurtzberg, J.M., "Design Automation of Digital Systems: Chapter 5, Placement Techniques", M.A. Breuer, editor, Prentice-Hall Publishing Company, 1972. page 247
- [4] Abel, L.C., 'On the Ordering of Connections for Automatic Wire Routing', IEEE Transactions on Electronic Computers, Volume C-21 (November 1972), pages 1227-1233.
- [5] Aramaki, I. et al, 'Automation of Etching-Pattern Layout', Communications of the ACM, Volume 14, Number 11 (November 1971), pages 720-730.

A Tool for Computer Design

Helmut Weber

FOOTNOTE: This is a translation from German of a presentation at the Symposium on "Computer Structures" Sept. 73 at Wildbad, Germany. The papers presented at Wildbad have been published in German in a book "Rechnerstrukturen" by R. Oldenburg, Munchen 1974.

Summary

Computers are designed in stages. After the architectural definition of the system a block diagram is developed. From this the detail logic and the microprogram is developed in several steps, and the logic structure is mapped to a physical structure.

This process consist essentially of transformations and expansions under constraints, leaving the desired function of the system being developed invariant.

This paper analyzes the development process critically and covers methods with which the invariance of the function of the systems can be guaranteed...

Transmission Line Models for Transient Analysis

Samuel J. Garrett Univ. of South Florida

Introduction

Digital signals in some high speed computers and communication systems are required to have rise and fall times below 5 nanoseconds and pulse widths less than 100 nanoseconds. Designers who design systems which operate with short rise and fall times and narrow pulse widths face the problem that circuit paths whether they are twisted pair cables, printed circuit paths, striplines, microstrip lines, or another realization propagate signals as transmission lines. They have faced the problem that transmission lines introduce when they are not properly terminated or when the transient delay of the line is not included in the overall system time delay. Furthermore, the design of signal distribution circuits has been accomplished without adequate analytical support.

The analysis problem is more difficult. Obtaining a transient solution for a signal distribution circuit that is realized as an interconnection of transmission lines requires an effective transmission line model. Such a model could be used with a circuit analysis program such as SCEPTRE [1] to obtain a transient solution.

An approximation of a transmission by a ladder network with a few series RL and shunt RC sections is inaccurate. The accuracy of the approximation can be improved by subdividing the line into more sections at the expense of computing time required for a solution.

A method of incorporating a model of any two-conductor transmission line into a SCEPTRE transient analysis problem is described in this paper. This model is obtained by breaking the transient response of the transmission line into two components: the time-delay component and the waveshape component. The time-delay component is obtained with a subprogram that stores the signal generated at one end of the transmission line and introduces that signal at the other end after a time delay. The waveshape component is approximated with the response of an RLC circuit...

- [1] James C. Bowers and Stephen R. Sedore, SCEPTRE: A Computer Program for Circuit and Systems Analysis, Prentice-Hall, Englewood Cliffs, New Jersey, 1971.
- [2] F. H. Branin, Jr., "Transient Analysis of Lossless Transmission Lines", Proc. IEEE, Vol. 55, p. 2012 (November 1967).
- [3.] M. Lattimer Wright and Leonard S. Gasiorek, "Transmission Line Models for use with Computer-Aided Circuit Analysis Codes", Air Force Weapons Laboratory Report, Kirtland Air Force Base, New Mexico, December, 1970.
- [4.] J. Bowers and M. Daniel, Solid State and Systems Modeling, Prentice-Hall, Englewood Cliffs, New Jersey, 1974.

A Combinatorial Programming Approach to the Joint Optimization of Land Use and Transportation

Marc Los University of Pennsylvania

INTRODUCTION

So far, mathematical models used in urban planning were descriptive or predictive. It is the purpose of this paper to describe a planning model, i.e. a model whose purpose is to produce a plan rather than to predict the consequences of a given plan. It produces a land use plan as well as a transportation plan and takes into account the interactions between land use and transportation...

- [1] Britton Harris, The city of the future: the problem of optimal design., Papers and Proceedings of the Regional Science Association, 1968.
- [2] Bernard Roy, Algebre moderne at theorie desgraphes, Dunod Paris 1969
- [3] Lawler and Wood, "Branch and bound methods: a survey"., Operations Research 14, 1966, 699-719
- [4] Koopmans and Beckmann, "Assignment problems and the location of economic activities", Econometrica, January, 1957
- [5] E. L. Lawler, "The quadratic assignment problem", Management Science 9, 1963 586-599
- [6] Reiter and Sherman, "Discrete optimizing", Journal of the SIAM 13, 1965, 864-889
- [7] Britton Harris, "Planning as a branch and bound process", University of Pennsylvania 1970
- [8] John W. Billheimer, Optimal route configurations with fixed link construction costs. Stanford Research Institute, SRI Project 454531-309 December 1970
- [9] Boyce, Farhi and Weischedel, The optimal network problem: a branch and bound algorithm., U. of. P. April 1972
- [10] Hoang Hai Hoc, A computational approach to the selection of an optimal network., Management Science, Vol. 19, no. 5, January 1973

A Procedure for Generating Floor Plans Computer Aided Design

Hanna Ben-joshua Shapira, Robert S. Frew Yale School of Architecture, New Haven, Connecticut

ABSTRACT

The following study concerns itself with the generation of rough ideas of floor plans in a relatively short time and low cost. A methodical procedure is sought in the form of a computer program which may subsequently be used by someone unskilled on an interactive basis that will help the designer and his client gain an understanding of the layout.

The idea of user generated design is the foundation of this work. Client's values of required proxemic distances are translated into a spatial layout, in the form of dimensioned map, with great ease. Preference values are first used to build a polyomino reflecting the order of importance given to each pair-wise distances between cells.

The technique that transforms a set of proxemic distances generated by the client into a spatial layout (a polyomino) and which in turn was thought to be the minimum of absolute differences in the summation of distances between the pattern generated and a given set of preferences was first introduced by R. S. Frew in, "Towards a Theory of System Architecture" University of Waterloo, Canada.

The means of finding the order of links from the highest to lowest priority was retained but a new procedure has been developed to build patterns (polyominoes), the effectiveness of each judged under the same criteria stated above.

The present study, then, introduced a new procedure for pattern construction and in addition worked out and coded a procedure for the conversion of a polyomino into a dimensional map in which each of the elements can be of different proportion or size.

A Computer Aided Land Use Study Technique

Elliott E. Dudnik*, Wayne Schachtel**

*University of Illinois at Chicago Circle, Chicago, Illinois

**DuPage County Planning Commission, Wheaton, Illinois

Abstract

This paper describes a computer-aided, decision-making technique by which the suitability of any site or area may be evaluated with respect to any type of usage or development. The method described provides the designer with the means for making judgments as to locational desirability even with limited data availability. The procedure also raises the level of decision parameter selection above the "local" level to include "universal" or "global" inter-relationships. The means for utilizing macro-level data and information to make micro-level decision is demonstrated. An actual case study for housing site suitability near Chicago is presented to illustrate the approach. The merits of the technique over previous approaches and the problem of designer "judgment" in computer-aided methods is also discussed.

References

[Alexander] Alexander, C. and Mannheim, M., The Use of Diagrams in Highway Route Location, Report R 62-3, Civil Engineering Systems Laboratory, Massachusetts Institute of Technology, Cambridge, Massachusetts, March 1962.

[Grant] Grant, D., "Combining Proximity Criteria with Nature-of-the-Spot Criteria in Architectural and Urban Design Space Planning Problems Using a Computer Aided Space Allocation, Technique: A Proposed Technique and an Example of its Application.", Proceedings of the 9th ACM-IEEE Design Automation Workshop, Dallas, Texas, June 1972.

[McHarg] McHarg, I., Design with Nature, New York, Doubleday, 1971.

[Rowe] Rowe, P. and Leon Fajardo, A., LUFSAT: Land Use Feasibility Study Analysis Technique., School of Architecture, Rice University, Houston, Texas.

[Steinitz] Steinitz, C. and Rogers, P., A Systems Analysis Model of Urbanization and Change, Cambridge, MIT Press, 1970.

[Thompson] Thompson, B., The Application of a Computer Aided Space Allocation Technique to the Problem of Generating Alternative Sites for Public Housing Location in Oakland, California, (unpublished thesis), Department of Architecture, University of California, Berkeley, California, 1971.

[Ward] Ward, W. S., Grant, D., and Chapman, A. J., "A PL/I Program for Computer Aided Architectural and Planning Space Allocation", Proceedings of the 5th Urban Symposium of the Association for Computing Machinery, New York, 1970.

Interaction, Interfaces and Design

John S. Gero*, Warren G. Julian**, W. Neville Holmes***

*University of California, Berkeley

**University of Sydney, Australia

***IBM - Systems Development Institute, Canberra, Australia

INTRODUCTION

Many planning problems cannot be formulated in such a manner that a well developed optimizing technique can be applied to them to arrive at a satisfactory solution. This may be because of the structure of the problem itself, it may be because objectives and even parameters cannot be adequately described or it may be due to the need to include subjective factors. Additionally there is a class of problems for which the cost of the computation required to reach an optimum is not warranted by the expected gains...

REFERENCES

- [1] McKINLEY, J.T., Conversational Techniques Developed for Remote Access Computer-Aided Design., Computer-Aided Design, I. Elect. Eng., London, 1969, pp. 162-170.
- [2] McKINLEY, J.T., APL/360 User's Manual., IBM Corp., CH20-0683-1 1969.
- [3] GERO, J.S., JULIAN, W.G. and HOLMES, W.N., The Development of a System for Heuristic Optimization of Topological Layouts Using High Level Interaction.

Department of Architectural Science, University of Sydney, Computer Report CR22, 1973.

A Minicomputer-Based Logic-Fault Simulator

M. Flomenhoft, B. M. Csencsits Bell Labs, Allentown, Pennsylvania

Introduction

A unit-gate-delay three-valued-logic parallel fault simulator handles up to 1500 gates on a minicomputer with 16K core. Capabilities, programming novelties, and performance statistics will be presented.

Paper not received in time for publication.

Functional Testing of LSI Gate Arrays

G. Vaughn
Motorola Inc., Phoenix, Arizona

Introduction

This is a report on the testing of LSI gate arrays. A large number of combinational and sequential digital networks were tested using the traditional s-a-1, s-a-0 fault model. These random logic functions were implemented with LSI gate array devices. This report describes the environment within which these devices were tested and the testing results. Also, some problems encountered in testing these devices and solutions to these problems are summarized...

- [1] Bouricius, W. G., E. P. Hsich, G. R. Putzolv, J. P. Roth, P. R. Schneider, and Chung-Jen Tan., "Algorithms for Detection of Faults in Logic Circuits", IEEE Trans. on Computers, vol. C-20, pp. 1258 1264, November, 1971.
- [2] Lewis, D. W., "Hazard Detection by a Quinary Simulation of Logic Devices with Bounded Propagation Delays", Proceedings of the 9th ACM-IEEE Design Automation Workshop, pp. 157-164, June, 1972.
- [3] Roth, J. P., "Diagnosis of Automata Failures: A Calculus and a Method", IBM Journal of Research and Development, vol. 10, pp. 278-291, July, 1966.
- [4] Roth, J. P., W. G. Bouricius, W. C. Carter, and P. R. Schneider., "Phase II of an Architectural Study for a Self-Repairing Computer", Rep. SAMSO TR-67-106, pp. 21-92, November, 1967.
- [5] Roth, J. P., W. G. Bouricius, and P.R. Schneider., "Programmed Algorithms to Computer Tests to Detect and Distinguish Between Failures in Logic Circuits", IEEE Trans. on Electronic Computers, vol. EC-16, pp. 567-580, October, 1967.
- [6] Thomas, J. J., "Automated Diagnostic Test Programs for Digital Networks", Computer Design, pp. 63-67, August, 1971., Timing Analysis For Digital Fault Simulation Using Assignable Delays (*)

Timing Analysis for Digital Simulation using Assignable Delays

E. W. Thompson, S.A. Szygenda, N. Billawala, R. Pierce The University of Texas, Austin, Texas

Abstract

The techniques to be described in this paper are generally applicable to any time domain, parallel fault, digital logic simulation system. The particular implementation was done on the CCTEGAS3 system and quoted results are from this system.

The first technique to be considered provides accuracy of fault simulation when using assignable nominal delays for different element types. The second technique provides for handling fault induced activity in a network, in such a way as to considerably reduce the amount of simulation time required.

- [1] S. A. Szygenda, D. Rouse, and E. Thompson, "A Model and Implementation of a Universal Time Delay Simulator for Large Digital Nets", AFIPS Proceedings SJCC, May 1970.
- [2] S. A. Szygenda, "TEGAS2-Anatomy of a General Purpose Test Generation and Simulation System for Digital Logic", Proceedings of the 9th ACM-IEEE Design Automation Workshop, June 1972.
- [3] S. A. Szygenda and E. W. Thompson, "Fault Insertion Techniques and Models for Digital Logic Simulation", AFIPS Proceedings FJCC, December 1972.

A Computer Aided System (CAS) for the Design, Manufacture, Test, and Documentation of Digital Printed Circuit Boards

R.J. Summers Westinghouse Electric Corp, Baltimore, Md.

ABSTRACT

This paper is an overview of a complete set of software packages for the design, manufacture, test and documentation of Digital Printed Circuit Boards.

- [1.] Hays, G.G, "Computer-Aided Design: Simulation of Digital Design Logic", Proc. IEEE, Vol. C-18, Number 1, January, 1969, pp 1-10.
- [2.] Cole, F.B., "Potentials and Problems of Computer Aided Design", Proc. Industrial and Scientific Conference Management, Inc., Computer Systems Design, 1972, West Conference, February, 1972, pp 65-69.

Computer Aided Ship Design at MarAd

*Alan H. Woodyard*Maritime Administration

Introduction

The preliminary ship design process is a natural for design automation as it involves an iterative series of calculations based upon a data base which describes the hull shape. Figure 1 illustrates the spiralling nature of the design verification from basic requirements of the ship to final design and indicates the sequential nature of the calculations...

RTL The Firmware Design Automation System

Robert L. Hasterlik Honeywell Information Systems,Inc.

INTRODUCTION

The development of firmware controlled devices poses several new requirements on Design Automation. Because firmware is central to system design and reflects heavily on system speed and cost, the basic assembly parameters change ofter during the early design phases. It is necessary to have an automation system which is able to react to design changes without reprogramming of system components. Thus the standard approach of simulating firmware with a special purpose language and a special purpose assembler or assembler/simulator is no longer practical. This paper discusses a general solution to the several requirements of firmware design.

BIBLIOGRAPHY

- [1.] Bartee, T.C., I.L. Lebow, and I.S. Reed, Theory and Design of Digital Systems, McGraw-Hill, New York, N.Y.
- [2] Chu, Y., "A Higher-Order Language for Describing Microprogrammed Computer", The First ACM Workshop on Microprogramming, February, 1969.
- [3] Chu, Y., Computer Organization and Microprogramming, Prentice Hall, Englewood Cliffs, N.J., 1972.
- [4] Chu, Y., Introduction to Computer Organization, Prentice Hall, Englewood Cliffs, N.J., 1970.
- [5] Cray, S.R. and R.N. Kisch, "A Progress Report on Computer Applications in Computer Design", Proceedings of the World Joint Computer Conference, February, 1956 pp.82-85.
- [6] Fitch, A.E., "A User Looks at DA Yesterday, Today, Tomorrow", "Proceedings of the 6th Annual Design Automation Workshop," June, 1969, pp. 371-389.
- [7] Forsdick, H.C., and R. Merwin, "Microprogram Control Design and Simulation System", The First ACM Workshop on Microprogramming, February, 1969.
- [8.] Hasterlik, R.L., "General Purpose Register Level Design and Simulation Language for Microprograms", MS Thesis, Syracuse University, June, 1973.
- [9] Schorr, H., "Computer-Aided Digital System Design and Analysis Using a Register Transfer Language", IEEE Transactions, Vol. EC-13, No. 6, pp. 730-737, 1964.
- [10] Vollbrecht, J.R., "Microprogramming Design Aid System", The First ACM Wordshop on Microprogramming, February 1969.

Automated Sign Design and Stencil Cutting System

W. M. Barnes
Computer Talk Inc., Idledale, Co.

Abstract

The automation of artistic art form provided a real challenge in terms of new software and hardware design for a computer system. The complete system has been in operation daily since July 1972 and provides the necessary features to design and produce stencil art work for sign making.

An Iterative Technique for Printed Wire Routing

Frank Rubin International Business Machines Corporation, Poughkeepsie, New York

Abstract

Wires are routed allowing crossings in the initial layout. By spreading the wires and increasing the crossover penalties, fewer crossings occur on each iteration until a crossing free layout is achieved.

References

- [1] G.V. Dunne, "The design of printed circuit layouts by computer", Proc. Austral. Compu. Conf. 3(1967), 419-123.
- [2.] M.J. Flynn, W. Snow, "Multi-planar self-restricting mazes: some results and systems applications", Hawaii Int'l. Conf. on Sys. Sci. 3(1970), 564-567.
- [3] P.E. Hart, N. Nilsson, B. Raphael, "A formal basis for the heuristic determination of minimum cost paths", IEEE Trans. Sys. Sci. Cy. 4(1968), 100-107.
- [4] S.E. Lass, "Automated printed circuit routing with a stepping aperture", Comm. ACM 5(1969), 262-265.
- [5] C.Y. Lee, "An algorithm for path connections and its applications", IEEE Trans. Elec. Compu. 10(1961), 346-365.
- [6] F. Rubin, "The Lee path connection algorithm", IEEE-CS Repository paper R73-82, March 1973.
- [7] L.E. West, D.L. Caskey, "Topographic simulation as an aid to printed circuit board design", UAIDE 5th annual meeting, 1966, III-1 to III-30.

A Programmable Printed-Wiring Router

C. S. Slemaker, R. C. Mosteller, L. W. Leyking, A. G. Livitsanos Burroughs Corporation, Mission Viejo, California

ABSTRACT

This paper discusses BAAR, a program to route conductor paths on printed-wiring boards. It is based upon the Moore-Lee algorithm [1][2] and incorporates an effective path-cost function and a programmability feature. It is written in ALGOL for the Burroughs B6700 and is producing results which are very good in both of two respects: the quality of individual paths is comparable to what a human would produce, and completion rates are very high.

The particular path-cost function used is inherently capable of yielding much better paths than a simple Manhattan-distance function, but the principal advantage of the program lies in the feature whereby a user may design a routing strategy for a particular board topography and then "program" the router to execute that strategy. The result is an algorithm which is remarkably simple, without the usual host of preprocessors, postprocessors, and special-case routines, while at the same time constituting a tool of considerable power and flexibility.

- [1] Breuer, M.A., Design Automation of Digital Systems, (New Jersey, Prentice-Hall, Inc., 1972), pp. 312-326
- [2] Rubin, F., Printed Wire Routing for Multilayer Circuit Boards, #73-7767 (Ann Arbor, Michigan, University Microfilms, Ltd., 1972)
- [3] Sutherland, I.E. & Oestreicher, D., "How Big Should a Printed Circuit Board Be?", IEEE Transactions on Computers, Vol. C22, no. 5, May 1973, pp. 537-542PI Left column, bottom.

A System for Multilayer Printed Wiring Layout

R. L. Calafiore, J. C. Foster
Bell Telephone Laboratories, Whippany, New Jersey

INTRODUCTION

The task of routing large multilayer printed wiring boards (most commonly back-planes) is a tedious, time-consuming and error-prone procedure if done manually. The size and general uniformity of the board plus the large number of connections makes the probability of error very high.

Ideally boards like this would be done by automatic routing programs. In practice, however, a number of reasons often make this impossible.

- i) The physical design of the board does not lend itself to the programs.
- ii) All or a large part of the connections to be made must comply with some specific rules which would be extremely difficult to communicate to a program.

Additionally, automatic routers frequently fail to make all the required connections. It is often advantageous to complete the job with manual editing and additions.

To aid this process, an interactive graphics system has been built. Because of the specialized nature of the problem, it was both necessary and possible to build the program in such a way as to allow the interactive graphics terminal to be a true design station instead of just an efficient data capture station.

The IPAD System: A Future Management/Engineering/Design Environment

Carlos A. Garrocq, Michael J. Hurley General Dynamics Corporation, San Diego, California

The results of a feasibility study on an "Integrated Programs for Aerospace Vehicle Design (IPAD) System" are presented, along with details of its usage philosophy, its organization, and a preview of the future design environment offered by such a system. The results of the study show that an IPAD System is feasible within four years from go-ahead, it can be implemented in all major host computers, and provides a user-oriented computer environment applicable to many aerospace and nonaerospace engineering and scientific fields.

Two independent and parallel feasibility studies were funded by the NASA Langley Research Center, from March 1972 to August 1973, to define an IPAD System and its implementation schedule. This paper summarizes the IPAD System design approach generated by the General Dynamics Corporation and does not purport to be NASA's final views for IPAD.

Feasibility Study of an Integrated Program for Aerospace Vehicle Design (IPAD)

Ralph E. Miller, Jr.*, S. Hansen*, A. Kawaguchi**, D. Redhed**, J. Southall**

*Boeing Commercial Airplane Company

**Boeing Computer Services, Inc.

INTRODUCTION

The basic goal of the IPAD system is to increase the productivity of the product design organization. This IPAD study showed increases in individual productivity are feasible through automation and computer support of routine information handling. Such automation can directly decrease cost and flowtime in the product design process...

- [1] Miller, R. E., Jr., Hansen, S. D., Large-Scale Structural Analysis of Current Aircraft, presented at Winter Meeting of ASME in New York City, December 1970.
- [2] Wallace, R. E., "Parametric and Optimization Techniques for Airplane Design Synthesis", AGARD Lecture, Boeing Document D6-40090, March 15, 1972.
- [3] "Cost-Effectiveness of Integrated Analysis/Design Systems (IPAD) An Executive Summary--Part II, Ralph E. Miller, Jr. et al, AIAA 6th Aircraft Design Conference, August 12-14, 1974, Los Angeles.

Design Automation in Preliminary Design

Derrick E. Tipping Martin Marietta Aerospace, Orlando, Florida

INTRODUCTION

This paper will explore the role of design automation in the preliminary design process. For this purpose, design automation is considered as the use of computer programs in the analysis and synthesis of a tactical weapon system. The weapon system consists of all the elements required to deliver a warhead onto an unfriendly target. The design process is considered and the role of computer programs is defined. From these studies the requirements for design automation are obtained, and the value of design automation is assessed.

- [1] AR 1000-1, Basic Policies for Systems Acquisition by the Department of the Army, 30 June 1972.
- [2.] Taylor, R. J., and obb, E. R., "The CAM Preliminary Missile Design Automation Program", 10th Design Automation Workshop, June 25-27, 1973, IEEE Cat. No. 73 CHO 752-6C.
- [3.] Ran, T. R., and Decker, J. P., "ODIN, Optimal Design Integration System for Synthesis of Aerospace Vehicles"., AIAA Paper 74-72 12th Aerospace Sciences Meeting, Washington, D.C., Jan. 30 Feb. 1, 1974.

Germinal: Towards a General and Integrated System for Computer Aided Design

R. Jacquart, ph. Regnier, f.r. Valette
Onera / Centre D'etudes Et De Recherches De Toulouse, France

In 1969 a symposium involving CAD took place in Davenport -USA-. We quote from the report [1]: "we felt that the confusion regarding the definition of the term "CAD" was, in itself, a characterization of the state-of-the-art". Four years later a certain confusion still remains. This is an evidence of the fact that the field of computer-aided design is still largely unexplored...

BIBLIOGRAPHY

- [1] Inductry Symposium on Computer-Aided Design and Computer-Aided Manufacturing/Numerical Control, Panel Report 3, Davenport-Iowa, 14 17 October 1969.
- [2] D.T. Ross and J.E. Ward, Investigations in Computer-Aided Design for Numerically Controlled Production, Final Technical Report AFML-TR-68-206, Massachusetts Institute of Technology, May 1968.
- [3] Alan C. Shaw, A Formal Picture Description Scheme as a Basis for Picture Processing systems, Information and Control, Vol. 14, April 1969, 9-52.
- [4] C.H. Lindsey and S.G. Van Der Meulen, Informal Introduction to Algol 68, North-Holland Publishing Company, Amsterdam-London, 1971.
- [5] William M. Newman, A System for Interactive Graphical Programming, Proceedings of the Spring Joint Computer Conference (AFIPS) Vol. 32, 1968, 47 54.
- [6] R. Jacquart, P. Regnier, F.R. Valette, Presentation of GERMINAL, Journees Graphiques de l'AFCET, Paris, December 1973.

Using Simulation to Evaluate System Performance

Edward K. Bowdon, Sr University of Illinois at Urbana-Champaign, Urbana, Illinois

Abstract

This paper presents some recent results obtained from using simulation to evaluate computer system performance when alternative job priority assignment algorithms are considered. Performance data are given for both individual computing centers and network computers (FOOTNOTE: We define a computing center to be either a single processor or a geographically local but independent group of interconnected processors. We define a network computer to be any interconnected group of computing centers. (Thus, a multiprocessor computing center is a local network computer.) We use the term network computer as opposed to computer network to avoid confusion with the logic networks used in computers and because the analysis of electrical networks by computers is commonly referred to as "computer network analysis."). A "pay-for priority" scheduling algorithm for the individual centers is explored and load leveling techniques for transmitting jobs between centers are evaluated. The effects of these algorithms on system performance are demonstrated through the use of a simulation model.

References

- [1] Barr, W. A., "Cost Effective Analysis of Network Computers", Master of Science Thesis, Department of Computer Science, University of Illinois at Urbana-Champaign, Urbana, Illinois, Report No. UIUCDCS-R-72-538, august, 1972.
- [2] Bowdon, E. K., Sr., "Priority Assignment in a Network of Computers", IEEE Transactions on Electronic Computer, November 1969.
- [3] Bowdon, E. K., Sr., "Dispatching in Network Computers", Proceedings of the International Symposium on Computer-Communications Networks and Teletraffic, April 1972.
- [4] Bowdon, E. K., Sr., "Network Computer Modeling", Proceedings of the ACM Conference, August 1972.
- [5] Bowdon, E. K., Sr., and W. J. Barr, "Cost Effective Priority Assignment in Network Computers", Proceedings of the FJCC, December 1972.
- [6] Bowdon, E. K., Sr., S. A. Mamrak and F. R. Salz, "Simulation: A Tool for Performance Evaluation in Network Computers", in Proceedings of the N.C.C. & E, June 1973.
- [7] Bowdon, E. K., Sr., S. A. Mamrak and F. R. Salz, "Performance Evaluation in Network Computers", in Symposium on the Simulation of Computer Systems, June 19-20, 1973.
- [8] Bowdon, E. K., Sr., S. A. Mamrak and F. R. Salz, "A Simulation Tool for Performance Evaluation of the IBM 360/75", International Journal of Computer and Information Sciences, Vol. 3, No. 1, 1974.
- [9] Fitzgerald, J. T., "Load Regulation and Dispatching in a Network of Computers", Master of Science Thesis, Department of Computer Science, University of Illinois at Urbana-Champaign, Urbana, Illinois, Report No. UIUCDCS-R-72-537, August, 1972.
- [10] Kleinrock, L., "Analytic and Simulation Methods in Computer Network Design", Proc. of the Spring Joint Comp. Conf., Vol. 36, 1970, pp. 569-579.
- [11] Mamrak, S. A., "Simulation Analysis of a Pay-for-priority Scheme for the IBM 360/75", Master of Science Thesis, Department of Computer Science, University of Illinois at Urbana-Champaign, Urbana, Illinois, Report No. UIUCDCS-R-73-605, August, 1973.
- [12] Mills, L. A., "Queues and Network Computers", Master of Science Thesis, Department of Computer Science, University of Illinois at Urbana-Champaign, Urbana, Illinois, Report No. UIUCDCS-R-73-577, May 1973.
- [13] Salz, F. R., "A GPSS Simulation of the 360/75 Under HASP and O.S. 360", Department of Computer Science, University of Illinois at Urbana-Champaign, Urbana, Illinois, Report No. UIUCDCS-R-72-528, June 1972.
- [14] Salz, F. R., "Simulation Analysis of a Network Computer", Master of Science Thesis, Department of Computer Science, University of Illinois at Urbana-Champaign, Urbana, Illinois, Report No. UIUCDCS-R-73-578, May 1973. [15] Schrage, L. E., "A Proof of the Optimality of the Shortest Remaining Processing Time Discipline", Operations Research, Vol. 16 (1968).

[16] Ware, G. O., et al, "A Simulation Study of an Information Dissemination Center Network", The University of Georgia, Athens, Georgia, Technical Report UGA/OCA 73-1.PI Left column, bottom.

Initial Design Concepts for an Advanced Design Automation System

Melvin A. Breuer, A. D. Friedman University of Southern California, Los Angeles, California 90007

ABSTRACT

Most design automation systems attempt to automate only a small part of the physical description. Much is left to the designers. An exploratory design automation system is being developed at the University of Southern California. The system is intended to be highly interactive and has several features which will enhance the posibilities of automatic physical description. Different approaches and algorithms required to accomplish the "future" system are outlined.

Engineering Data Management System (EDMS) for Computer Aided Design of Digital Computers

Masakazu Soga, Chiyozi Tanaka, Kinya Tabuchi Katsuhiko Seo, Michiko Kunioka, Hiroo Tsuji Kamakura Works, Mitsubishi Electric Corp., Japan

Introduction

The automated production of digital systems has been taking very important role on designing, manufacturing and testing digital systems toward improvement of the quality, reduction of the development period and saving of the manpower.

Since a digital system has had a trend to be more large scale and more design works have been carried out in DA system, the volume of design data has been rapidly increased, and as the results, its coding miss, the operation of DA system and its data media have also been increased.

The current technology lets a DA system handle the data on various design levels such that pure logical, logical and physical and pure physical information are mixedly used on a PCB design. The design process has not been uniformly carried out, such that the simulation of digital system, the routing and a PCB and a unit design has been carried out at the same time, and made the operation and the management be more difficult and complicated. Therefore, only extention of traditional DA systems tends to be difficult to cope with these situations.

We have studied these problems and developed Engineering Data Management System - EDMS - so as to be open-ended general purpose DA system which can meet with the future innovation of the technology. The followings are main points which we have took into consideration.

- (1) The construction of the data base using Data Management System (DMS) We use general purpose MELCOM 7000 DMS Data Management System for our DA system in which any network structure may be defined so that the data base may contain any engineering data without the replication, and the data may be efficiently retrieved, stored and modified in any level of the structure on DA programs.
- (2) The standardization of the design language The format of the language is standardized so as to prevent miss of coding, to be remembered easily and to be managed in any level of the structure. For this purpose, we have developed a design language translator which checks the validity of the syntax and the value of the design data.
- (3) The employment of special DA Monitor A DA monitor has been developed which manages the operation of EDMS and gives various status reports such as the status of DA jobs, and of design history of each designer and the analysis report of troubles in the DA system.

In this paper, we describe the design principle of the system and its implemented structure, and summarize the design language and DA Monitor, and finally we describe one of the experimental results applied to the development of new computer system.