

An On-Chip 96.5% Current Efficiency CMOS Linear Regulator

Kazuhisa Sunaga, Tetsuo Endoh, Hiroshi Sakuraba, and Fujio Masuoka

Research Institute of Electrical Communication, TOHOKU University,
2-1-1 Katahira, Aoba-ku, Sendai 980-8577, Japan
Phone/FAX: +81-22-217-5479 E-mail:sunaga@masuoka.riec.tohoku.ac.jp

Abstract - A proposed linear regulator uses a Flexible Control technique of Output Current (FCOC) to achieve 96.5% efficiency. The FCOC technique realizes to drive a flexible output current according to the output current variation and stable output voltage supply. The linear regulator fabricated by 1.2 μm CMOS process occupies 0.423mm². The fabricated linear regulator achieves 96.5% current efficiency and less than 6.81mVpp output voltage fluctuation at an output current frequency from 1.8Hz to 100 MHz.

I. Introduction

An on-chip linear regulator with high current efficiency, high packing density and easy implementation to LSIs is needed for single-supply voltage and low-power operation of LSIs. To obtain high-efficiency, DC/DC converters using a fixed Pulse-Width Modulation (PWM) and Divided Switches with Current Control (DSCC) have been reported [1][2]. However, these reported converters cannot realize a high packing density on board and easy implementation to LSIs. Because these reported converters need additional off-chip implementations of inductance, capacitance and pn-diode on board. These additional off-chip implementations require much sacrifice area on board. These are the most important points for practical use. In order to overcome these drawbacks, the specifications for the linear regulator are:

- (1) Easy implementation to LSIs,
- (2) High current efficiency over 90%
(at $I_{\text{out}}=5.7\text{mA}$, from 5.0V to 3.0V),
- (3) Low output noise below 150mVpp.

For (1) to (3), Flexible Control technique of Output Current (FCOC technique) can realize easy implementation to LSIs and high current efficiency. The current efficiency is defined as the ratio of output current (I_{out}) to the total

current of linear regulator (I_{vdd}), that is ($I_{\text{out}}/I_{\text{vdd}}$), where I_{vdd} is the current flowing from Vdd. Moreover, previous reported linear regulators are only applicable to the one with a light load in order to realize a stable output voltage supply and low power operation at the same time. Our proposed linear regulator overcomes the issue by FCOC technique. Therefore, proposed linear regulator is applicable to the one with a more heavy output current in comparison with reported linear regulators. We proposed FCOC technique from above viewpoints and showed a good performance by using circuit simulation [3]-[5]"unpublished"[6]. However, FCOC technique was verified only with circuit simulation. In this paper, we fabricate the linear regulator with FCOC technique using 1.2 μm CMOS technology and verify the performance of this linear regulator experimentally. As a result, the on-chip linear regulator using FCOC technique can achieve current efficiency over 96.5%, output noise less than 150mVpp.

II. Flexible Control technique of Output Current (FCOC technique)

The schematic of the proposed linear regulator is shown in Fig. 1. In order to keep the constant output voltage, a linear regulator should perfectly drive the output current which has the same value of the output current. The FCOC technique dynamically drives the output current in seven different stages according to a variation of the output current as shown in Fig. 2. Moreover, the FCOC technique achieves little consumption current even at flowing large output currents. As a result, the on-chip linear regulator using FCOC technique achieves high current efficiency.

An FCOC circuit is shown at Block (A) including three A_j 's ($j=1,2,3$) circuits in Fig. 1. The operation principle of




Fig. 1 (a) The schematic of on-chip linear regulator.




Fig. 1 (b) A_j circuit in FCOC circuits.

Mode	Charging Mode				Discharging Mode		
Driving Current	$I_{driv} \times 3$	$I_{driv} \times 2$	$I_{driv} \times 1$	≈ 0	$I_{driv} \times 1$	$I_{driv} \times 2$	$I_{driv} \times 3$
Circuit Schematic							
V_{out}	$V_{ref-low-3}$ V_{out}	$V_{ref-low-2}$ V_{out}	$V_{ref-low-1}$ V_{out}	$V_{ref-high-1}$ V_{out}	$V_{ref-high-2}$ V_{out}	$V_{ref-high-3}$ V_{out}	$V_{ref-high-3}$ V_{out}

Fig. 2 Operation principle of FCOC technique.




Fig. 3 The SPICE results of output current and driving current in A_j circuit of on-chip linear regulator.

FCOC circuit is shown in Fig. 2. Each A_j circuit consists of an NMOS driver transistor (N-Tr), a PMOS driver transistor (P-Tr) and a current mirror amplifier circuit. Two reference voltages ($V_{ref-high-j}$, $V_{ref-low-j}$), which are generated by the reference voltage generator of Block (B), are supplied into the current mirror amplifier circuit in each A_j circuit. Each $V_{ref-high-j}$ is a higher reference voltage for each A_j , and each $V_{ref-low-j}$ is a lower reference voltage for each A_j . When the output voltage is smaller than $V_{ref-low-j}$, only NMOS driver transistor in the A_j turns on, and PMOS driver transistor in the A_j turns off. On the other hand, when the output voltage is larger than $V_{ref-high-j}$, only PMOS driver transistor in the A_j turns on, and NMOS driver transistor in the A_j turns off. As a result, the number of charging or discharging current paths at the output node of the linear regulator can be automatically changed according to a variation of the output current. Therefore, the proposed circuit realizes to drive a flexible output current according to the output current variation as shown in Fig. 2. Moreover, little pass-through current flows. Therefore, the consumption current is very small in comparison with the output current.

In Block (A), each transistor in A_j circuit is designed as follows. The total gate size, that is sum over all driver transistors of each A_j , is optimized for an output current of 30mA and an output current-frequency of 100MHz. The gate size of the each driver transistor is determined by the minimum that can supply the 7mA target maximum current within the saturation region of the transistor. The output




Fig. 4 The chip micrograph : $1.211 \times 0.35 \text{mm}^2$ die.

current is quickly changed by quick response of the current mirror circuit. The output current I_{out} is given by $I_{out} = |I_{vdd}| - |I_{vss}|$, where I_{vdd} and I_{vss} are currents flowing from V_{dd} and V_{ss} , respectively. Each transistor in Block (B) is designed as follows. (1) The six reference voltages, which differ to each other by $\pm 0.1\text{V}$, are generated from the setting voltage (V_{set}). (2) The voltage fluctuations of all six reference voltages are suppressed to less than $\pm 17\text{mV}_{pp}$ for a supply voltage ranging from 4.5 V to 5.5 V. The input voltage (V_{in}) for the reference voltage generator is supplied by an external power source. V_{in} is set to 1.0V.

As shown in Fig. 3, output current and each driving current of $A_j(j=1,2,3)$ as shown in Fig. 1 are simulated at $V_{dd}=5\text{V}$ and $V_{set}=3\text{V}$. When the output voltage (V_{out}) is between 2.9V and 3.0V, only A1 circuit drives the output current with charging the output node. When V_{out} is between 2.8V and 2.9V, both A1 and A2 drive the output current. When V_{out} is lower than 2.8V, all A1, A2 and A3 drive the output current. The driving current flows from the power source to the output node of linear regulator. On the other hand, when V_{out} is between 3.2V and 3.3V, only A1 drives the output current with discharging the output node. When V_{out} is between 3.3V and 3.4V, both A1 and A2 drive the output current. When V_{out} is higher than 3.4V, all A1, A2 and A3 drive the output current. This driving current flows from the output node of linear regulator to the ground. Moreover, when V_{out} is between 3.0V and 3.2V, all A1, A2 and A3 drive no output current to the output node with little consumption current.

III. Fabrication of the Linear Regulator Using FCOC technique

The proposed on-chip linear regulator is fabricated by the $1.2\mu\text{m}$ CMOS double metal and single polysilicon process. Fig. 4 shows the photomicrograph of the fabricated proposed linear regulator. The number of transistors is 46 and the die size is 0.423mm^2 .




Fig. 5 Measurement setup.

IV. Experimental Results and Discussion

(a) Measurement method

The measurement of this chip is performed as shown in Fig. 5. Since this linear regulator needs the external power supply voltage (V_{dd} , V_{ss} , V_{in} and V_{set}) and the driving current, a semiconductor parameter analyzer (HP4156A) and a pulse generator (HP8110A) are used respectively. The driving current of this chip is controlled by the MOSFET, whose gate voltage is changed by the pulse generator. The output node is connected to the sampling oscilloscope (HP54602B), which has 2GSa/s sampling rate, because the parasitic capacitance for monitor must be small. Therefore, the power consumption current and the output voltage of the linear regulator are monitored at the same time.

(b) Experimental Results and Discussion

Fig. 6 shows the measured dc characteristics of fabricated linear regulator using FCOC technique. X-axis is supply voltage (V_{dd}), and Y-axis is the output voltage (V_{out}). This measurement condition is that setting voltage (V_{set}), as is shown in Fig. 1 is 3.0V.

The reference voltage generator (Block B) suppresses the fluctuation of reference voltages to $\pm 17\text{mV}_{pp}$ against the supply voltage at $V_{dd}=5.0\text{V} \pm 0.5\text{V}$. Therefore, by the six stable reference voltages from Block (B), the linear regulator can supply an output voltage of $2.978\text{V} \pm 128\text{mV}$ at $V_{dd}=5.0\text{V} \pm 0.5\text{V}$ (also $V_{dd}=4.8\text{V} \pm 0.7\text{V}$). Moreover, at the output voltage range of $5.0\text{V} \pm 0.3\text{V}$, the linear regulator can supply $2.9005\text{V} \pm 50\text{mV}$. The stable output voltage of the linear regulator is realized.

Fig. 7 shows the measurement method of the frequency characteristics of fabricated linear regulator. The gate voltage (V_g) of the MOSFET (MOS) in Fig. 7 used as the load of linear regulator is supplied with a saw tooth waveform by the pulse generator. Therefore, the output current is dynamically changed. By flowing the output current, the output voltage is measured with oscilloscope. By this method, the dependence of the output voltage fluctuation on the output current frequency can be experimentally analyzed.

Fig. 8 shows the characteristic of an output voltage fluctuation for a frequency of an output current that is not zero. In practical use, even if no transistor is active, LSI consumes some leakage current, e.g., pn junction leakage currents, subthreshold leakage currents, and so on. Therefore, output current does not become zero. Under the condition




Fig. 6 Measurement dc characteristic of proposed linear regulator with FCOC technique.




Fig. 7 Measurement method to evaluate frequency characteristic.

that an output current flows, we evaluate the output voltage fluctuation as shown in Fig. 8. Fig. 8(a) shows a measurement output current I_{out} at a frequency of output current $f(I_{out})=1.8\text{Hz}$, which is the drain current of the MOSFET (MOS) in Fig. 7. The maximum current ($I_{out(max)}$) is $13.8\mu\text{A}$ at each output current frequency ($f(I_{out})$) ranging from 1.8Hz to 100MHz. Fig. 8(b) shows a measured output voltage waveform of the fabricated linear regulator at a frequency of output current $f(I_{out})=1.8\text{Hz}$. The proposed linear regulator can supply stable output voltage at a frequency of output current $f(I_{out})=1.8\text{Hz}$ as shown in Fig. 8(b). Fig. 8(c) shows the stability of the output voltage for the output current frequency ($f(I_{out})$) of the fabricated linear regulator. X-axis is the output current frequency ($f(I_{out})$) and Y-axis is the output voltage (V_{out}). The output voltage, which is the averaged value of the measured waveform, is plotted at each output current frequency ($f(I_{out})$) ranging from 1.8Hz to 100MHz. The maximum output current is $13.8\mu\text{A}$ at each output current frequency ($f(I_{out})$) ranging from 1.8Hz to 100MHz. Measurement conditions are as follows. Supply voltage (V_{dd}) equals 5.0V and setting voltage (V_{set}) as shown in Fig. 1 equals 3.0V.




Fig. 8(a) Measured output current waveform at $f(I_{out})=1.8\text{Hz}$.




Fig. 8(b) Measured output voltage waveform at $f(I_{out})=1.8\text{Hz}$.




Fig. 8(c) Measured output voltage vs. output current frequency.

The linear regulator can supply an output voltage from 2.8302V to 2.8165V at a frequency of output current ($f(I_{out})$) ranging from 1.8Hz to 100MHz. The linear regulator which is fabricated using $1.2\mu\text{m}$ technology achieves a fluctuation of output voltage less than 6.81mVpp at a frequency of output current ($f(I_{out})$) ranging from 1.8Hz to 100 MHz. Moreover, the $1.2\mu\text{m}$ linear regulator achieves




Fig. 9 Measured current efficiency of linear regulator with FCOC technique.

a fluctuation of output voltage less than 150mVpp at an output current ranging from 0 to 5.7mA. From circuit simulation results (HSPICE), it is estimated that the linear regulator using FCOC technique, which has designed using $0.13\mu\text{m}$ technology, achieves an output voltage fluctuation less than 30mVpp at output current ranging from 0 to 900mA.

Fig. 9 shows the measured current efficiency of fabricated linear regulator. X-axis is the output current (I_{out}) and Y-axis is the current efficiency of fabricated linear regulator. Measurement conditions are as follows. Supply voltage (V_{dd}) equals 5.0V and setting voltage (V_{set}) as shown in Fig. 1 equals 3.0V. This current efficiency is defined as the ratio of output current (I_{out}) to the total current of linear regulator (I_{vdd}). As the current efficiency increases, the power dissipation of the linear regulator decreases. Therefore, the enhanced current efficiency can achieve a linear regulator with reduced power consumption. The proposed on-chip linear regulator using FCOC technique achieves 96.5% current efficiency at an output current of 5.7mA and 90% current efficiency at an output current of 27.35mA. The concept of FCOC technique is that no current flows from V_{dd} to ground in FCOC circuit at any output voltage. However, actually I_{vdd} consists of I_{out} , I_{self} , I_{sub} and $I_{sub-hot}$. I_{out} is the output current of fabricated linear regulator. I_{self} is the current of Block (B). I_{sub} is a pn leakage current from an N+ diffusion layer to substrate. $I_{sub-hot}$ is a hot carrier current to substrate from drain edge. Therefore, the measured current efficiency, I_{out}/I_{vdd} , is defined as $I_{out}/(I_{out}+I_{self}+I_{sub}+I_{sub-hot})$. I_{sub} is proportional to the area of N+ diffusion layer. The on-chip CMOS linear regulator has a large size driver transistor in order to drive a large stable output current. In our proposed circuit there are three NMOS driver transistors whose gate width is $2000\mu\text{m}$. The sum of NMOS transistor gate widths is more than $6000\mu\text{m}$. Therefore, the area of N+ diffusion layer is very large and I_{sub} is not negligible. Moreover, the

TABLE I
Chip performance summary.

Die size	0.423mm ² (1.211x0.349mm ²)
Technology	1.2um CMOS 2AL 1PS
Number of Transistors	46
Current Efficiency	96.5% @ Iout=5.7mA, from 5V to 3V 90% @ Iout=27.35mA, from 5V to 3V
Output voltage range	0.61V - 3.69V
Output voltage fluctuation	2.850V - 3.106V @ Vdd=4.1V - 5.5V 2.850V - 2.951V @ Vdd=4.7V - 5.3V
Output voltage noise	<6.81mV _{p-p} @ f(Iout)=1.8Hz - 100MHz
Output current range	<5.7mA(DC) @ Vout_fluctuation<150mV _{p-p}

pn junction is heated up as Iout increases as a result Isub increases, too. Moreover, usually hot carriers are generated at the drain edge area and generated hot holes flow to substrate. Therefore, hot hole carrier current Isub-hot flows to substrate. Isub-hot increases as Iout increases. From above all, the Isub and Isub-hot increase as Iout increases. In Fig. 9, the measured current efficiency decreases because Isub and Isub-hot increase according to the increase of Iout.

Table 1 summarizes the chip performance.

V. Conclusion

This paper proposed an on-chip 96.5% current efficiency CMOS linear regulator using a Flexible Control Technique of Output Current. By the use of the Flexible Control technique of Output Current (FCOC), the proposed circuit realizes to drive a flexible output current according to the output current variation. The FCOC technique dynamically drives the output current in seven different stages according to a variation of the output current. Moreover, the FCOC technique can achieve little consumption current even at flowing large output currents. Therefore, the proposed linear regulator can supply stable output voltage using FCOC technique at any place on chip. The linear regulator is fabricated by double metal 1.2μm CMOS technology. The number of transistors is 46 and the die size is 0.423mm². The fabricated linear regulator achieves a fluctuation of output voltage less than 6.81mV_{pp} at a frequency of output current (f(Iout)) ranging from 1.8Hz to 100 MHz. Moreover, the 1.2μm linear regulator achieves a fluctuation of output voltage less than 150mV_{pp} at an output current ranging from 0 to 5.7mA. From circuit simulation results (HSPICE), it is estimated the linear regulator using FCOC technique, which has designed using 0.13μm technology, achieves an output voltage fluctuation less than 30mV_{pp} at output current ranging from 0 to 900mA. The fabricated linear regulator using FCOC technique can achieve 96.5% current efficiency.

Acknowledgments

The authors thank VDEC as follows; "The VLSI chip in this study has been fabricated in the chip fabrication program of VLSI Design and Education Center (VDEC), the University of Tokyo with the collaboration by Nippon

Motorola LTD., Dai Nippon Printing Corporation, and KYOCERA Corporation."

References

- [1] W. Namgoong, M. Yu, T. Meng, "A high-efficiency variable-voltage CMOS dynamic dc-dc switching regulator," *ISSCC Digest*, pp.380-381, 1997.
- [2] S. Sakiyama, J. Kajiwar, M. Kinoshita, K. Satomi, K. Ohtani, and A. Matsuzawa, "An on-chip high-efficiency and low-noise DC/DC converter using divided switches with current control technique," *ISSCC Digest*, pp.156-157, 1999.
- [3] T. Endoh, K. Nakamura, and F. Masuoka, "A new voltage down converter (VDC) with low ratio of consuming current to load current for ULSI," *IEICE Trans. Electron*, Vol.J80-C, II, no.3, pp.117-118, March, 1997.
- [4] T. Endoh, K. Nakamura, and F. Masuoka, "Evaluation of the voltage down converter (VDC) with low ratio of consuming current to load current in DC/AC operation mode," *IEICE Trans. Electron*, Vol.E81-C, no.6, pp.968-974, June, 1998.
- [5] T. Endoh, K. Nakamura, and F. Masuoka, "A high performance voltage down converter (VDC) using new flexible control technology of driving current," *IEICE Trans. Electron*, Vol.E81-C, no.12, pp.1905-1912, December, 1998.
- [6] T. Endoh, K. Sunaga, H. Sakuraba and F. Masuoka, "An on-chip 96.5% current efficiency CMOS linear regulator using a flexible control technique of output current," *IEEE Journal of Solid-State*, (to be published).