A NOVEL 1.5-V CMOS MIXER

G. Giustolisi - G. Palmisano - G. Palumbo - C. Strano DEES

(Dipartimento Elettrico Elettronico e Sistemistico) UNIVERSITA' DI CATANIA

Viale Andrea Doria 6, I-95125 CATANIA - ITALY Phone ++39.95.339535; Fax ++39.95.330793

Abstract

New and simple CMOS mixer powered with 1.5 V is presented. It works with a 200-MHz clock, and has a -7-dB IP₃. Moreover, it elaborates signals up to 150 mV with 1-dB compression point. The particular topology makes it useful for an integration in fully digital ICs.

ICs..

I. INTRODUCTION

In the last years low voltage has become a target in most of digital and analog integrated circuit (IC) applications because this allows to reduce the power dissipation, which, in turn, means both an increase in the packing density of IC, and an increase of the battery life-time in portable equipment. Therefore, design of analog ICs with a low power supply is becoming mandatory, and a great effort is devoted to develop new solutions working with a 1.5-V or even less power supply [1-4].

Moreover, thanks to the reduction of transistor dimensions, CMOS analog circuits are now able to process high frequency signals and the non-linear circuits, belonging to this family [5-12], are used in some fundamental building blocks of RF transceiver systems [13-16].

One of the most useful non-linear block, which has wide applications in RF systems, is the multiplier [17-19]. Indeed it is a basic building block to perform various non-linear function. When the multiplication is performed between an input signal and a clock signal but its output is independent on the clock amplitude (i.e., the multiplication is performed between the input signal and the clock sign) we say that the multiplier is a modulator (or mixer) which is widely used to perform up and down frequency conversion in RF systems [20-24].

In this communication a new and simple CMOS mixer is presented. It works with a power supply of 1.5 V and a 200-

II. CIRCUIT DESCRIPTION

The proposed circuit is shown in Fig. 1. Transistors M1-M2, biased by M3, realize the input stage and perform a voltage-to-current conversion. The common mode bias voltage was set to 1.2 V. With this bias value, transistors M1-M2 can accept signals with an amplitude of few hundred of mV giving two currents, i_{d1} and i_{d2} , which can be considered linearly related to the differential input as follows

MHz clock, it has a -7-dB IP3 and elaborates signals up to 150

mV with 1-dB compression point. Moreover, its particular

topology makes it useful for an integration in fully digital

$$i_{d1} = g_{mi,2} \frac{v_{in}}{2}$$
 (1.a)

$$i_{d2} = -g_{ml,2} \frac{v_{in}}{2} \tag{1.b}$$

Transistors M8-M9 and M10-M11 are two folded current mirrors which acquire the output of the transconductor and feed it to the common node of the two sources coupled pair M4-M5 and M6-M7. Indeed i_{d1} and i_{d2} will flow through the low resistance of diode-connected transistors M8 and M10 and will be mirrored to the drain of M9 and M11 respectively.

The two clock signals, V_{CK1} and V_{CK2} , generated by the circuit shown in Fig. 2, are two squared waveforms in opposition of phase and will drive transistors M5-M6 and M4-M7, respectively. All transistors M4-M7 work as switches and perform the modulation. Indeed, when V_{CK} is high, V_{CK1} is high and V_{CK2} is low, which in turn means transistors M5 and M6 switched on and transistors M4 and M7 switched off. Thus currents i_{d1} and i_{d2} flow through M5 and M6 and will be further mirrored with the folded mirrors M12-M13 and M14-M15, resulting in the output voltage, V_o , given by

$$v_o = (i_{d1} - i_{d2})R_o = g_{m1,2}R_o v_{in}$$
 (2)

On the other hand, when V_{CK} is low, V_{CK1} is low and V_{CK2} is high. In this case transistors M4 and M7 are switched on and currents i_{d1} and i_{d2} will flow through them and will be mirrored with M12-M13 and M14-M15. Therefore, now we get the output voltage of (2) with the opposite sign

$$v_o = -(i_{d1} - i_{d2})R_o = -g_{m1,2}R_o v_{in}$$
 (3)

Relationships (2) and (3) show that output signal, v_0 , is independent on the clock signal amplitude and, as a first approximation, only depends on both the aspect ratio and the bias current of the differential stage and on the value of output resistors. Re-

Moreover, since (2) holds for V_{CK} high and (3) holds for V_{CK} low, both relationships can be rewritten into a single one as follows

$$v_o = g_{m1.2} R_o \operatorname{sgn}(V_{CK}) v_{in} \tag{4}$$

which, as expected, describes the modulating operation.

The two clock signals driving the modulator are generated by the circuit in Fig. 2. As far as this is concerned, it is able to generate two squared waveforms in opposition of phase starting from a sinusoidal one. To get this target the circuit is made of a series of inverter stages of different area in order to properly drive the capacitive load offered by the modulation stage. To obtain the opposition of phase, V_{CK1} is realised by cascading two inverter while V_{CK2} by cascading three of them. But at the modulator working frequencies, the propagation delays of the two paths will be different and the modulator would not work properly. To avoid this problem a dummy stage, performed by transistors M30-M31, has been included in the shorter path in order to add an extra delay in the propagation of V_{CK1} , thus getting an equal propagation delay in both the paths.

III. SIMULATION RESULTS

The proposed circuit has been simulated with SPECTRE using the model parameters of a 1.2-µm CMOS process.

The circuit parameters are summarised in Tab. I. All the simulations have been performed with a 200-MHz and 1.5- V_{pp} sinusoidal clock signal and in order to get a 10-MHz centred output signal. The power supply and the common mode input voltage was set to 1.5 V and 1.2 V, respectively.

A qualitative characterisation of the circuit is shown in Fig. 3 in which its output time response to a 190-MHz and 50-mV input signal is given.

In the first place, analysis of circuit non-linearity has been done in terms of 1-dB compression point. Results of transient

simulations realized for increasing input values from 25 mV to 175 mV are summarized in Fig. 4 where the gain factor (expressed in dB) versus the input voltage is plotted. The modulator exhibits a gain factor of 4.8 dB and reaches its 1-dB compression point for an input signal greater than 150 mV.

A performance index for characterising a modulator stage can be obtained by calculating IM3 for a given input value of amplitude. Simulations have been performed by driving the circuit with a two-tone input signal of 189.5 MHz and 190.5 MHz in order to obtain a two-tone 10 MHz centred frequency output. The frequency response to a two tone input signal with 25 mV of amplitude is shown in Fig. 5. We get an output signal with two fundamental components at 9.5 MHz and 10.5 MHz of 43.1 mV of amplitude (-27.3 dBV) and two spurious component at 8.5 MHz and 11.5 MHz of 136 µV of amplitude (-77.3 dBV) which yields to an IM₃ of 50.0 dB. Simulation with a 50-mV amplitude gives the fundamental components amplitude equal to 89.9 mV (-20.9 dBV) and the spurious ones eugl to 1.12 mV (-59.0 dBV), yielding to an IM₃ of -38.1 dB. For such values of IM₃, IP₃, (the input signal where fundamental components are equal to the spurious ones) can be estimated to -7 dBV.

Simulations show also that the total power dissipation is 3.4 mW.

IV. COLCLUSION

A new analog CMOS modulator topology working with 1.5-V power supply has been proposed. With a clock signal up to 200 MHz it can elaborates 150-mV of amplitude input signals with a compression point less than 1-dB while dissipating 3.4 mW. Moreover, the particular topology makes it useful for an integration in fully digital ICs.

REFERENCES

- [1] J. Fonderie, J. Huijsing, "Operational Amplifier with 1-V Rail-to-Rail Multipath-Driven Output Stage", IEEE Jour. of Solid-State Circ., Vol. 26, No. 12, pp. 1817-1824, Dec. 1991.
- [2] R. Eschauzier, R. Hogervorst, J. Huijsing, "A Programmable 1.5 V CMOS Class-AB Operational Amplifier with Hybrid Nested Miller Compensation for 120 dB Gain and 6 MHz UGF", IEEE Jour. of Solid-State Circ., Vol. 29, No. 12, pp. 1497-1504, Dec. 1994.
- [3] G. Palmisano G. Palumbo, "A Very Efficent CMOS Low Voltage Output Stage", *Electronics Letters*, Vol. 31, No. 21, pp. 1830-1831, Oct. 1995.
- [4] F. Alesii, A. D'Amico, M. Faccio, G. Ferri, C. Poduti, G. Stochino, "Bipolar Rail-to-Rail constant-gm input stage for Low Voltage Applications", *Electronics Letters*, Vol. 32, N. 16, pp.1467-1468, Aug. 1997.
- [5] P. Shoemaker, G. Haviland, R. Shimabukuro, I. Lagnado, "A Simple CMOS Analog Four-Quadrant Multiplier", Analog Integrated Circuits and Signal Processing, Vol. 1, pp. 107-117, 1991.

- [6] C. Kim, S. Park, "Design and Implementation of a New Four-Quadrant MOS Analog Multiplier", Analog Integrated Circuits and Signal Processing, Vol. 2, pp. 95-103, 1992.
- [7] S. Liu, Y. Hwang, "CMOS Four-Quadrant Using Bias Feedback Techniques", *IEEE Jour. of Solid-State Circ.*, Vol. 29, No. 6, pp. 750-752, June 1994.
- [8] M. Ismail, R. Brannen, S. Takagi, N. Fujii, N. Khachab, R. Khan, O. Aaserud, "Configurable CMOS Multiplier/Divider Circuits for Analog VLSI", Analog Integrated Circuits and Signal Processing, Vol. 5, pp. 219-234, 1994.
- [9] S. Liu, C. Chang, "CMOS Analog Divider and Four-Quadrant Multiplier Using Pool Circuits", *IEEE Jour. of Solid-State Circ.*, Vol. 30, No. 9, pp. 1025-1029, Sept. 1995.
- [10] K. Kimura, "An MOS Four-Quadrant Analog Multiplier Based on the Multitail Technique Using a Quadritail Cell as a Multiplier Core", IEEE Trans. on Circuits and Systems - part I, Vol. 42, No. 8, pp. 448-454, Aug. 1995.
- [11] S. Liu, C. Chang, Y. Hwang, "New CMOS Four-Quadrant Multiplier and Squarer Circuits", Analog Integrated Circuits and Signal Processing, Vol. 9, pp. 257-263, 1996.
- [12] J. Schoeman, T. Joubert, "Four Quadrant Analogue CMOS Multiplier Using Capacitively Coupled Dual-Gate Transistors", *Electronics Letters*, Vol. 32, No. 3, pp. 209-210, Feb. 1996.
- [13] A. Abidi, "Low-Power Radio-Frequency IC's for Portable Communications", Proc. of the IEEE, Vol. 83, No. 4, pp. 544-569, April 1995.
- [14] S. Bang, J. Choi, B. Sheu, R. Chang, "A Compact Low-Power VLSI Transceiver for Wireless Communication", *IEEE Trans. on Circuits and Systems part I*, Vol. 42, No. 11, pp. 933-944, Nov. 1995.
- [15] J. Crols, M. Steyaert, "A Single-Chip 900 MHz CMOS Receiver Front-End with a High Performance Low-IF

- Topology", *IEEE Jour. of Solid-State Circ.*, Vol. 30, No. 12, pp. 1483-1492, Dec. 1995.
- [16] A. Rofougaran, J. Chang, M. Rofougaran, A. Abidi, "A 1 GHz CMOS RF Front-End IC for a Direct-Conversion Wireless Receiver", *IEEE Jour. of Solid-State Circ.*, Vol. 31, No. 7, pp. 880-889, July 1996.
- [17] I. Filanovsky, H. Baltes, "Simple CMOS Analog Square-Rooting and Squaring Circuits", *IEEE Trans. on Circuits and Systems part I*, Vol. 39, No. 4, pp. 312-315, April 1992.
- [18] S. Liu, Y. Hwang, "CMOS Squarer and Four-Quadrant Multiplier", IEEE Trans. on Circuits and Systems - part 1, Vol. 42, No. 2, pp. 119-122, April 1992.
- [19] K. Kimura, "A Bipolar Four-Quadrant Analog Quarter-Square Multiplier Consisting of Unbalanced Emitter-Coupled Pairs and Expansions of Its Input Ranges" *IEEE Jour. of Solid-State Circ.*, Vol. 29, No. 1, pp. 46-55, Jan. 1994.
- [20] G. Fraello, G. Palmisano, "Low voltage folded-mirror mixer", Electronics Letters, Vol. 33, No. 21, pp.1780-1781, Oct. 1997.
- [21] T. Tsukahara, M. Ishikawa, M. Muraguchi, "A 2-V 2-GHz Si-bipolar direct-conversion quadrature modulator", IEEE J. Solid State Circuits, 1996, N. 31, pp. 263-267.
- [22] B. Razavi, "A 1.5-V 900 MHz downconversion mixer", ISSCC Dig. Tech Papers, Feb. 1996, pp. 48-49.
- [23] A. N. Karanicolas, "A 2.7-V 900-MHz CMOS LNA and Mixer", IEEE Jour. Of Solid-State Circ., Vol. 31, No. 12, Dec. 1996
- [24] J. Crols, M. Steyaert, "A 1.5 GHz Highly Linear CMOS Downconversion Mixer", *IEEE Jour. of Solid-State Circ.*, Vol. 30, No. 7, pp. 736-742, July 1995.




Fig. 1




Fig. 2





Fig. 3

Component	Value
M1, M2	100/1.2
M3	100/1.2
M4, M5, M6, M7	25/1.2
M8, M9, M10, M11	25/1.2
M12, M13, M14, M15	25/1.2
M16, M17, M18, M19	100/1.2
M20, M21	100/1.2
M22	225/1.2
M23	75/1.2
M24, M26	75/1.2
M25, M27	25/1.2
M28, M32	75/1.2
M29, M33	25/1.2
M30	90/1.2
M31	30/1.2
R _o	8 kΩ
I_B	200 μΑ

Tab. I






Fig. 4

Fig. 5