# VHDL and Cyclic Corrector Codes 

France Mendez

CNET Grenoble (France Telecom)


#### Abstract

Cyclic corrector codes, or "block codes", are often used in telecommunications systems. To facilitate the design of coding/decoding circuits using this type of code, we described the usual algorithms using VHDL. The mathematics used for these codes requires special packages to be created describing the functions on Galois Fields. The synthesis of components performing these functions provided the necessary information for choosing the model of architecture.


## Introduction

When studying cyclic corrector codes, we were confronted with multiple notations and numerous algorithms. The model written in VHDL allowed us to compare the different algorithms using a unique notation, and the simulation of VHDL descriptions enabled various processes to be explored. With these descriptions, we have been able to evaluate the performances of each decoding method. Using the results of the synthesis of algebraic basic operators, it has also been possible to help designers choose the optimum architecture.

All the algorithms used for decoding linear block codes require mathematics based on the Finite Fields. To understand the theory of the cyclic corrector codes, it is necessary to make a short presentation of the Finite, or Galois, Fields. First we will explain how VHDL makes it possible to synthesize operations over the Finite Fields. After we will describe how to model decoders using VHDL. Finally we will show
how the modelling can help in the choice of the most appropriate architecture.

## 1. Presentation of Finite Fields

### 1.1. What are Finite Fields

The Galois Fields are vectorial fields with a finite number of elements. Each element A of the fields can be represented as a vector on the primitive element named " $\alpha$ " :

$$
A=\sum_{j=0}^{M-1} a_{j} \alpha^{j}
$$

where $\alpha$ is a root of a monic polynomial P :

$$
P(x)=\sum_{j=0}^{M-1} p_{j} x^{j} \quad \text { and } \quad P(\alpha)=0
$$

As binary fields are normally used, $\mathrm{a}_{\mathrm{j}}$ and $p_{j}$ are 1 or 0 . All the non-zero elements of the fields can also be represented as a power of $\alpha$.

For example in the field $\operatorname{GF}\left(2^{3}\right)$, formed with the primitive polynomial $x^{3}+x+1$, $\alpha^{3}=\alpha+1$ and the elements can thus have three representations :

| logarithmi <br> c | polynomial | "vector <br> " |
| :---: | :---: | :---: |
| 1 | $\alpha$ | 001 |
| $\alpha^{1}$ | $\alpha$ | 010 |
| $\alpha^{2}$ | $\alpha^{2}$ | 100 |
| $\alpha^{3}$ | $\alpha+1$ | 011 |
| $\alpha^{4}$ | $\alpha^{2}+\alpha$ | 110 |
| $\alpha^{5}$ | $\alpha^{2}+\alpha+1$ | 111 |


| $\alpha^{6}$ | $\alpha^{2}$ | +1 | 101 |
| :---: | :---: | :---: | :---: |
| $\alpha^{7}$ |  | 1 | 001 |

In a binary field the fundamental property of $\alpha$ is that $\alpha^{2^{M}-1}=1$. A binary Galois Field has only ( $2 \mathrm{M}-2$ ) non-zero elements. The zero element can not normally be represented as a power of $\alpha$. To have a complete logarithm-representation, we represent arbitrarily the vector ZERO with $\alpha^{2^{M}-1}$. This necessitates testing the zero value in each function.

We will now see how VHDL transforms this complicated mathematical theory into synthesizable components.

### 1.2. The VHDL modelling for Finite Fields

To describe the algebra in Galois Fields using VHDL, a package of new types is defined first, following by other packages for the algebraic functions.

As explained, there are three representations of each element, but the polynomial and the vector can be described using the same type called GFPM (subtype of bit vector). Another type named GF_ALPHA (subtype of integer) is used for the logarithm. Conversion functions allow translation between the representations.
library IEEE, ALGEBRE_IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_arith.all;
package GF2_TYPE is
-- Declaration of the order of the Field M
constant M : NATURAL $:=8$;
-- declaration of INFINITE
constant INFINITE : NATURAL := $2 * * \mathrm{M}-1$;
-- Field element as polynomial
subtype GFPM is UNSIGNED(M-1 downto
0 );
-- Field element as power of Alpha
subtype GF_ALPHA is INTEGER
range 0 to INFINITE;
Two other types were defined :

- MOT to represent a vector of GF_ALPHA, to represent the polynomials with coefficients in $\mathrm{GF}\left(2^{\mathrm{M}}\right)$.
- GF_ALPHABIT : the representation of a GF_ALPHA in bit vector, i.e. the representation of an integer in bit vector.

For example, we often use the constant V_INFINITE, which is a vector with all the components at '1'. This constant is equivalent to the zero value in vectorial representation.

In another package the basic operations over Finite Fields are described : addition, product, division, inversion, exponentiation, and multiplication by an integer. In a binary field the subtraction does not exist. Addition is described for the GFPM'type and the GF_ALPHA'type.
library ALGEBRE_IEEE, IEEE;
use ALGEBRE_IEEE.GF2_TYPE.all;
use IEEE.std_logic_1164.all;
package GF2_SYNTH is
-- Definition of addition
-- of finite field elements
-- (polynomial representation)
function PLUS_GFPM(OPA, OPB: in
GFPM)
return GFPM;
-- Definition of addition
-- of finite field elements
-- (power of ALPHA as UNSIGNED)
function PLUS_GFLOG(OPA, OPB: in GF_ALPHABIT) return GF_ALPHABIT;
-- Definition of addition
-- of finite field elements
-- (power of ALPHA as INTEGER)
function PLUS_GFLOG(OPK1, OPK2: in GF_ALPHA)
return GF_ALPHA ;
As the decoding generally uses more products than additions, the other functions are only described for GF_ALPHA.

In polynomial representation, the addition is a simple EXCLUSIVE-OR.
-- Definition of addition in GF $\left(2^{* *} \mathrm{M}\right)$
-- polynomial representation
function PLUS_GFPM(OPA, OPB: in
GFPM)

> return GFPM is
begin
return (OPA xor OPB);
end PLUS_GFPM;
With the GF_ALPHA there are two possibilities : either convert A and B into GFPM, use an EXCLUSIVE-OR, and convert the result into GF_ALPHA; or use the ZECH'logarithm to perform the addition.

$$
\alpha^{Z(x)}=\alpha^{x}+1
$$

Then :

$$
\begin{aligned}
& \alpha^{x}+\alpha^{y}=\alpha^{\left(x+Z\left((y-x) \bmod \left(2^{M}-1\right)\right)\right) \bmod \left(2^{M}-1\right)}= \\
& \alpha^{\left(y+Z\left((x-y) \bmod \left(2^{M}-1\right)\right)\right) \bmod \left(2^{M}-1\right)}
\end{aligned}
$$

The first method uses three tables, the second only one, but the modulo'addition and modulo'subtraction are more complicated. The logic synthesis showed that the second method is more interesting when M is higher than 5 (the usual case is 8).

As an example, the function PLUS_GFLOG, which performs the addition of two elements of $\mathrm{GF}\left(2^{\mathrm{M}}\right)$ in logarithmic representation.
function PLUS_GFLOG(OPA, OPB:
in GF_ALPHABIT)
return GF_ALPHABIT is
variable ADDRESS, VALUE, A, B :
GF_ALPHABIT;
begin
--case of equality of the operands
if OPA = OPB then
return V_INFINITE;
--case of null operand
elsif OPA = V_INFINITE then
return OPB;
elsif OPB = V_INFINITE then
return OPA;
-- normal case
elsif $\mathrm{M}<6$ then
A := TO_GFPM(OPA);
B := TO_GFPM(OPB);
return TO_ALPHABIT(A xor B);
else
ADDRESS := SUB_MOD(OPB, OPA);
VALUE := TO_ZECH(ADDRESS);
return PLUS_MOD(VALUE, OPA);
end if;
end PLUS_GFLOG;
The product of GF_ALPHA also uses the addition modulo ( $2^{\mathrm{M}}-1$ ) :

$$
C=\alpha^{a} \times \alpha^{b}=\alpha^{(a+b) \bmod \left(2^{M}-1\right)}
$$

The exponentiation is like the product :

$$
C=A^{n}=\left(\alpha^{a}\right)^{n}=\alpha^{(a \times n) \bmod \left(2^{M}-1\right)}
$$

For the decoding processes, only square and cube are needed.

A special case is the inversion, i.e. when $\mathrm{n}=-1$. However, we must be sure that $A$ is non-zero if $n$ is negative.

$$
A^{-1}=\alpha^{2^{M}-1-a}
$$

For the division :

$$
C=A / B=\alpha^{(a-b) \bmod \left(2^{M}-1\right)} \quad \text { if } \mathrm{B} \neq 0
$$

For the multiplication of $A$ by an integer n we can note that in a binary field $A+A=0$. So if n is even the result is zero :

$$
n \times A=\left\lvert\, \begin{array}{ll}
0 & \text { if } n \text { even } \\
A & \text { if } n \text { odd }
\end{array}\right.
$$

All these functions can be modelled to be synthesized using a logic synthesizer.
-- function addition modulo ( $2^{* *} \mathrm{M}-1$ )
-- for UNSIGNED
function PLUS_MOD(OPA, OPB : in GFPM) return GFPM;
-- function subtraction modulo ( $2 * * \mathrm{M}-1$ )
-- for UNSIGNED
function SUB_MOD(OPA, OPB : in GFPM) return GFPM;
function PLUS_MOD(OPA, OPB : in GFPM) return GFPM is
variable R : GFPM; variable $\mathrm{A}, \mathrm{B}$ : INTEGER range 0 to
INFINITE;
begin
A := to_natural(OPA);
B := to_natural(OPB);
if $(\mathrm{A}+\mathrm{B})=2 *$ INFINITE then
R:=A0;
elsif $(\mathrm{A}+\mathrm{B})>=$ INFINITE then
$\mathrm{R}:=$ conv_unsigned(A $+\mathrm{B}-$ INFINITE
M);
else
R := conv_unsigned(A + B , M);
end if;
return R;
end PLUS_MOD;
function SUB_MOD(OPA, OPB: in GFPM) return GFPM is
variable S : GFPM;
begin
$S:=$ PLUS_MOD(OPA, not OPB);
return S;
end SUB_MOD;
They sometimes use intermediate functions, like PLUS_MOD or SUB_MOD, to calculate the addition or subtraction of two integer modulo $\left(2^{\mathrm{M}}-1\right)$, which are described in the package.

A package has also been written containing the conversion tables usually used for various values of M. With this
package we can synthesize the conversion functions between both representations.

Using all these packages, the decoding processes can now be described.

## 2. Decoding Block codes

A cyclic code is a set C verifying :

$$
\begin{aligned}
& \left(c_{0}, \quad c_{1}, \ldots, \quad c_{n-1}\right) \in \mathrm{C} \Rightarrow \\
& \left(c_{n-1}, \quad c_{0}, \quad . ., \quad c_{n-2}\right) \in \mathrm{C} \\
& C=\left(\begin{array}{llll}
c_{0}, & c_{1}, & \ldots, & c_{n-1}
\end{array}\right) \approx C(x)= \\
& c_{0}+c_{1} x+\ldots+c_{n-1} x^{n-1} \\
& C(x) \in \mathrm{C} \Rightarrow x \times C(x) \in \mathrm{C}
\end{aligned}
$$

The $c_{i}$ are elements of the Finite Field GF( $2^{\mathrm{M}}$ ).

For each code there is a generator polynomial $\mathrm{G}(\mathrm{x})$. Each element $\mathrm{C}(\mathrm{x})$ of code C is a multiple of $\mathrm{G}(\mathrm{x})$ :

$$
C(x)=x^{r} \times I(x)+R(x)=Q(x) \times G(x)
$$

where $\mathrm{I}(\mathrm{x})$ is the polynomial containing the information before coding.

A Reed-Solomon code is normally named with the parameters ( $\mathrm{N}, \mathrm{K}, \mathrm{d}$ ):
N : the number of symbols in the transmitted coded word

## d : the distance of the code

K : the number of information symbols
Usually N is $2^{\mathrm{M}}-1$. A code of distance d can correct $T$ errors if $\mathrm{d} \geq 2 \mathrm{~T}+1$. The code is generated using polynomial $\mathrm{G}(\mathrm{x})$ :

$$
G(x)=\prod_{i=0}^{2 T-1}\left(x-\alpha^{i}\right)
$$

Several methods exist for decoding cyclic corrector codes. The most well known is the Berlekamp algorithm [2]. A combinational method can also be used[5], or a method developed by Youzhi in [9], which is like Berlekamp's, but without inversion. Another method uses a function similar to the Fourier Transform [4]. Not all the decoding methods are described in this paper. We only show how VHDL can help to describe different decoding methods, using component instantiation.

### 2.3. Modelling decoders

All the decoding processes are made of several blocks.

In the "frequency-domain" there is the direct method (Berlekamp or Youzhi) with :
1 - calculation of syndromes
2 - calculation of sigma
3 - calculation of error positions with the Chien search
4 - error evaluation
5 - correction
This case can be represented using the schema shown in figure 1.

In the case of the transform method (Blahut) the blocks are:
1 - "transformed errors"
2 - calculation of sigma
3 - calculation of last "transformed errors" 4 - correction

We can also use the "Time-domain" (Shayan) :
1 - calculation of sigma in time-domain 2 - correction

We have described each block as an entity. The architecture can be "functional" or "structural". All the entities are generic with N and T . M is a constant defined in the package GF2_TYPE.

For example :


SYN : SYNDROME_RS
generic $\operatorname{map}(\mathrm{J}, \mathrm{N})$
port map(RI, RS, H_MOT, S(J));
end generate G_SYN;
Using the functional architectures, we have simulated the different decoding processes. These architectures have also been used to evaluate the performances of a panel of six decoders [3]. See figure 2.

The results of the following table are based on the algebraic operators used in the algorithms.

| Decoder | Complexity | Latency |
| :---: | :---: | :---: |
| 1-serial | $\begin{gathered} 7 \mathrm{~S}_{\mathrm{A}} \\ 8 \mathrm{~S}_{\mathrm{M}} \\ 1 \mathrm{~S}_{\mathrm{INV}} \\ 1 \mathrm{~S}_{\mathrm{D}} \\ \hline \end{gathered}$ | 2NT+(19/2)T+12 |
| $\begin{array}{\|l\|} 1- \\ \text { Parallel } \end{array}$ | $\begin{gathered} \hline 5(\mathrm{~T}+1) \mathrm{S}_{\mathrm{A}} \\ 4(\mathrm{~T}+1) \mathrm{S}_{\mathrm{M}} \\ 1 \mathrm{~S}_{\text {INV }} \\ 1 \mathrm{~S}_{\mathrm{D}} \\ \hline \end{gathered}$ | $2 \mathrm{NT}+(13 / 2) \mathrm{T}+7$ |
| 2-Serial | $\begin{aligned} & \hline 5 \mathrm{~S}_{\mathrm{A}} \\ & 8 \mathrm{~S}_{\mathrm{M}} \\ & 3 \mathrm{~S}_{\mathrm{D}} \\ & \hline \end{aligned}$ | 2NT+(19/2)T+12 |
| 2 - <br> Parallel | $\begin{aligned} & \hline(3 \mathrm{~T}+5) \mathrm{S}_{\mathrm{A}} \\ & (5 \mathrm{~T}+9) \mathrm{S}_{\mathrm{M}} \\ & (2 \mathrm{~T}+3) \mathrm{S}_{\mathrm{D}} \end{aligned}$ | $2 \mathrm{NT}+(13 / 2) \mathrm{T}+7$ |
| 3-Serial | $\begin{gathered} \hline 6 \mathrm{~S}_{\mathrm{A}} \\ \\ 11 \mathrm{~S}_{\mathrm{M}} \\ 1 \mathrm{~S}_{\mathrm{D}} \\ \hline \end{gathered}$ | $\begin{gathered} \hline 2 \mathrm{NT}+6 \mathrm{~T} \wedge 2+(27 / 2) \\ \mathrm{T}+8 \end{gathered}$ |
| 3 - <br> Parallel | $\begin{gathered} \hline(2 \mathrm{~T}+6) \mathrm{S}_{\mathrm{A}} \\ (5 \mathrm{~T}+11) \mathrm{S}_{\mathrm{M}} \\ 1 \mathrm{~S}_{\mathrm{D}} \end{gathered}$ | $2 \mathrm{NT}+(13 / 2) \mathrm{T}+7$ |
| 4-Serial | $\begin{gathered} \hline 8 \mathrm{~S}_{\mathrm{A}} \\ 7 \mathrm{~S}_{\mathrm{M}} \\ 1 \mathrm{~S}_{\mathrm{INV}} \\ \hline \end{gathered}$ | $\begin{gathered} 3 \mathrm{NT}+3 \mathrm{~N}+4 \mathrm{~T}- \\ 2 \mathrm{~T} \wedge 2+7 \end{gathered}$ |
| 4Parallel | $\begin{gathered} \hline(\mathrm{N}+6 \mathrm{~T}+2) \mathrm{S}_{\mathrm{A}} \\ (5 \mathrm{~T}+5) \mathrm{S}_{\mathrm{M}} \\ 1 \mathrm{~S}_{\mathrm{INV}} \\ \hline \end{gathered}$ | $2 \mathrm{NT}+2 \mathrm{~N}+6 \mathrm{~T}+10$ |
| 5-Serial | $\begin{aligned} & \hline 7 \mathrm{~S}_{\mathrm{A}} \\ & 7 \mathrm{~S}_{\mathrm{M}} \\ & 2 \mathrm{~S}_{\mathrm{D}} \\ & \hline \end{aligned}$ | $\begin{gathered} \hline 3 \mathrm{NT}+3 \mathrm{~N}+4 \mathrm{~T}- \\ 2 \mathrm{~T} \wedge 2+7 \end{gathered}$ |


| $5-$ <br> Parallel | $(\mathrm{N}+4 \mathrm{~T}+2) \mathrm{S}_{\mathrm{A}}$ <br> $(6 \mathrm{~T}+7) \mathrm{S}_{\mathrm{M}}$ <br> $2(\mathrm{~T}+1) \mathrm{S}_{\mathrm{D}}$ | $2 \mathrm{NT}+2 \mathrm{~N}+6 \mathrm{~T}+10$ |
| :--- | :---: | :---: |
| 6 -Serial | $4 \mathrm{~S}_{\mathrm{A}}$ | $5 \mathrm{~N} \wedge 2+10 \mathrm{~N}+5$ |
|  | $8 \mathrm{~S}_{\mathrm{M}}$ |  |
|  | $3 \mathrm{~S}_{\mathrm{INV}}$ |  |
|  | $7 \mathrm{~S}_{\mathrm{M}}$ | $2(\mathrm{~N}+1)$ |
|  | $1 \mathrm{~S}_{\mathrm{INV}}$ |  |

- Table 1 -
$\mathrm{S}_{\mathrm{A}}$ : addition
$\mathrm{S}_{\mathrm{M}}$ : product
$S_{D} \quad$ division
SINV : inversion


### 2.4. Choice of architecture for synthesis

Using our VHDL-Synthesis tool we have evaluated components performing the functions on Galois Fields. In the usual case, the number of standard cells of each operator is :

| operator | $\mathrm{M}=8$ |
| :--- | ---: |
| $\log$ addition | 695 |
| $\log$ division | 110 |
| $\log$ product | 95 |
| $\log$ cube | 43 |
| $\log$ inversion | 13 |
| vectorial addition | 8 |

Based on Table 1, we obtain the following results in terms of number of standard cells for the different decoders :

| Decoder | $\mathrm{T}=2$ | $\mathrm{~T}=5$ | $\mathrm{~T}=8$ |
| :---: | ---: | ---: | ---: |
| 1-Serial | 5748 | 5748 | 5748 |
| 1-Parallel | 11688 | 23253 | 34818 |
| 2-Serial | 4565 | 4565 | 4565 |
| 2-Parallel | 10220 | 18560 | 26900 |
| 3-Serial | 5325 | 5325 | 5325 |
| 3-Parallel | 9055 | 14650 | 20245 |
| 4-Serial | 6238 | 6238 | 6238 |
| 4-Parallel | 189088 | 203023 | 216958 |
| 5-Serial | 5750 | 5750 | 5750 |
| 5-Parallel | 187335 | 198045 | 208755 |
| 6-Serial | 3553 | 3553 | 3553 |


| 6-Parallel | 2763 | 2763 | 2763 |
| :--- | :--- | :--- | :--- |



Figure 1


Figure 2
Table 1 also gives us approximate arrays in $0.7 \mu$ technology :

| Decoder | $\mathrm{T}=2$ | $\mathrm{~T}=5$ | $\mathrm{~T}=8$ |
| :---: | ---: | ---: | ---: |
| 1-Serial | 10 mm 2 | 10 mm 2 | $10 \mathrm{mm2}$ |
| 1-Parallel | 20 mm 2 | 41 mm 2 | $61 \mathrm{mm2} 2$ |
| 2-Serial | 8 mm 2 | 8 mm 2 | 8 mm 2 |
| 2-Parallel | 17 mm 2 | $31 \mathrm{mm2}$ | $45 \mathrm{mm2}$ |
| 3-Serial | 9 mm 2 | 9 mm 2 | 9 mm 2 |


| 3-Parallel | 15 mm 2 | 25 mm | 34 mm 2 |
| :---: | ---: | ---: | ---: |
| 4-Serial | 11 mm 2 | 11 mm 2 | $11 \mathrm{mm2}$ |
| 4-Parallel | 338 mm 2 | 362 mm 2 | 387 <br> mm 2 |
| 5-Serial | 10 mm 2 | 10 mm 2 | $10 \mathrm{mm2}$ |
| 5-Parallel | 334 mm 2 | 352 mm 2 | 370 <br> mm 2 |
| 6-Serial | 6 mm 2 | 6 mm 2 | 6 mm 2 |


| 6-Parallel | 5 mm 2 | 5 mm | 5 mm 2 |
| :--- | ---: | ---: | ---: |

To choose an appropriate architecture, the designer must compare the area, but also the time performances. The logic Synthesizer provides the time period for the operators

| operator | $\mathrm{M}=8$ |
| :--- | ---: |
| $\log$ addition | $77,6 \mathrm{~ns}$ |
| $\log$ division | $1,1 \mathrm{~ns}$ |
| $\log$ product | $27,2 \mathrm{~ns}$ |
| $\log$ cube | $19,1 \mathrm{~ns}$ |
| $\log$ inversion | $17,8 \mathrm{~ns}$ |
| vectorial addition | $7,4 \mathrm{~ns}$ |

In the case $T=2$, the results for the latency in clock'cycles are the following :

| Decoders | $\mathrm{M}=8$ |
| :---: | ---: |
| 1-Serial/2-Serial | 1055 |
| 1-Parallel/2- <br> Parallel | 1049 |
| 3-Parallel | 1044 |
| 3-Serial | 1083 |
| 4-Serial/5-Serial | 2311 |
| 4-Parallel/5- <br> Parallel | 1558 |
| 6-Parallel | 514 |
| 6-Serial | 330245 |

The complete results given in [3] and [7] will help the designer to choose the smallest and fastest Reed-Solomon decoder.

## Conclusion

The use of VHDL has allowed us to work in different steps. First the description of the algebra on Finite Fields; secondly the comparison between different decoding methods and the evaluation of the different performances; and thirdly the synthesis.

Finally, the very mathematical theory of cyclic corrector codes can become VLSI circuits with the help of VHDL and synthesis.

## Bibliography

[1] R. AIRIAU, J.M. BERGE, V. OLIVE, J. ROUILLARD : VHDL Du langage à la modélisation..

Presses Polytechniques et Universitaires Romandes 1990.
[2] E.R. BERLEKAMP : Algebraic Coding Theory . Mac Graw Hill 1968
[3] S. BERNARD : Architectures et performances de décodage des Codes Reed-Solomon.. Note technique CNET NT/CNS/CIT/115. 7/1993.
[4] R. BLAHUT : Digital transmission of information. Addison Wesley Publishing Co 1990
[5] M.CAND : Approche combinatoire du décodage BCH. Note technique CNET NT/CNS/CCI/103. 3/1992
[6] F. MENDEZ : Modélisation VHDL des codeurs/décodeurs BCH et Reed-Solomon.. Note technique CNET NT/CNS/CIT/113. 4/93.
[7] F. MENDEZ : Décodeurs Reed-Solomon : Aide au choix d'une architecture synthétisable en VHDL. Note technique CNET 12/93.
[8] Y. SHAYAN, T. LE-NGOC, V.K. BHARGAVA : A versatile Time-domain Reed-Solomon decoder. IEEE Journal on Selected Areas in Com. $8 \mathrm{~N}^{\circ} 8$. (pp. 1535-1542) 10/1990.
[9] X. YOUZHI : Implementation of BerlekampMassey algorithm without inversion. IEE PROCEEDINGS-I 138 N ${ }^{\circ} 3$ (pp. 138-140) 6/1991

