Performance Analysis of Distributed Embedded Systems

- TUTORIAL AT ESWEEK 2007 -

© Lothar Thiele

1



Computer Engineering

Contents



Swiss Federal Institute of Technology 2

Computer Engineering and Networks Laboratory

Analysis and Design

Embedded System = Computation + Communication + Resource Interaction

Analysis:

Infer system properties from subsystem properties.

Design:

Build a system from subsystems while meeting requirements.



Target Platforms







Target Platforms (SHAPES)



Why Performance Analysis ?

- Prerequisite for design space exploration (design decisions and optimization)
 - part of the feedback cycle
 - get inside into design characteristics and bottlenecks
 - support early design decisions

Design validation

- verify system properties
- used at various design stages from early design until final implementation

6

Swiss Federal Institute of Technology Computer Engineering

Design Exploration



Example: Mapping Optimization

- Exploration under two criteria:
 1. load balancing for the computation
 - 2. load balancing for the communication











System Composition



Distributed Embedded System



Distributed Embedded System



Computational Resources ...

... Communication Resources ...

Distributed Embedded System



Computational Resources ...

... Communication Resources ...

12

... Tasks







System-Level Performance Analysis



Why Is Evaluation Difficult ?

Non-determinism:

- uncertain system environment, e.g. input patterns, load scenarios
- (non-deterministic) computations in processing nodes

Interference:

- sharing computation and communication resources (scheduling and arbitration)
- internal data streams interact on computing and communication resources which in turn change stream characteristics

14



Difficulties



Difficulties



Task Communication

Task Scheduling

Complex Input:

- Timing (jitter, bursts, ...)
- Different Event Types



Variable Resource Availability

- Variable Execution Demand
- Input (different event types)
- Internal State (Program, Cache, ...)



Swiss Federal Institute of Technology

System-Level Evaluation Methods



System-Level Evaluation Methods



Static Analytic (Symbolic) Models

► Steps:

 Describe computing, communication and memory resources by algebraic equations, e.g.



- Describe properties of inputs using parameters, e.g. input data rate
- Combine relations
- Fast and simple estimation
- Generally inaccurate modeling of shared resources

Dynamic Analytic Models

- ► Combination between
 - Static models, possibly extended by their dynamic behavior, e.g. non-determinism in run-time and event processing
 - Dynamic models for describing shared resources (scheduling and arbitration)
 - Dynamic models for describing classes of inputs

Existing approaches

- Queuing theory (statistical models, average case)
- Classical real-time scheduling theory
- Real-time calculus (interval methods, worst/best case)



Swiss Federal Institute of Technology Computer Engineering

and Networks Laboratory

Simulation

- Target architecture co-simulation
 - combines functional and performance validation
 - extensive runtimes but accurate results
- difficult interpretation of results
- complex set-up and debugging
- evaluating average-case behavior



Trace-Based Simulation

Steps:

- execution trace determined by co-simulation
- abstract representation using communication graph
- extension of graph by actual architecture
- simulation of extended model
- Faster than simulation, but still based on single trace



Modular Performance Analysis



Abstract Models for Performance Analysis



Modular System Composition



Related: SymTA/S (Ernst et. al.)



Related: SymTA/S (Ernst et. al.)



SymTA/S Tool Suite



Contents

- Overview
- Real-Time Calculus
- Modular Performance Analysis
- Comparison
- Examples

Swiss Federal Institute of Technology

29

Computer Engineering and Networks Laboratory

Overview



Swiss Federal Institute of Technology

30

Computer Engineering

Foundation

- Real-Time Calculus can be regarded as a worstcase/best-case variant of classical queuing theory. It is a formal method for the analysis of distributed real-time embedded systems.
- Related Work:
 - Min-Plus Algebra: F. Baccelli, G. Cohen, G. J. Olster, and J. P. Quadrat, Synchronization and Linearity --- An Algebra for Discrete Event Systems, Wiley, New York, 1992.
 - Network Calculus: J.-Y. Le Boudec and P. Thiran, Network Calculus - A Theory of Deterministic Queuing Systems for the Internet, Lecture Notes in Computer Science, vol. 2050, Springer Verlag, 2001.

Comparison of Algebraic Structures

- Algebraic structure
 - set of elements $\,\mathcal{S}\,$
 - one or more operators defined on elements of this set
- ▶ Algebraic structures *with two operators* ⊞, ⊡
 - plus-times: $\{S, \boxplus, \boxdot\} = \{\mathbf{R}, +, \times\}$
 - min-plus: $\{S, \oplus, \boxdot\} = \{\mathbf{R} \cup +\infty, \inf, +\}$
- Infimum:

Swiss Federal Institute of Technology

- The infimum of a subset of some set is the greatest element, not necessarily in the subset, that is less than or equal to all other elements of the subset.
- $\inf\{[3,4]\} = 3$, $\inf\{(3,4]\} = 3$ $\min\{[3,4]\} = 3$, $\min\{(3,4]\}$ not defined





Comparison of Algebraic Structures

► Common properties ⊡:

Closure of \Box : $a \boxdot b \in S$ Associativity of \Box : $a \boxdot (b \boxdot c) = (a \boxdot b) \boxdot c$ Commutativity of \Box : $a \boxdot b = b \boxdot a$ Existence of identity element for \Box : $\exists \nu : a \boxdot \nu = a$ Existence of negative element for \Box : $\exists a^{-1} : a \boxdot a^{-1} = \nu$ Identity element of \boxplus absorbing for \Box : $a \boxdot \varepsilon = \varepsilon$ Distributivity of \boxdot w.r.t. \boxplus : $a \boxdot (b \boxplus c) = (a \boxdot b) \boxplus (a \boxdot c)$

Example:

- plus-times: $a \times (b + c) = a \times b + a \times c$
- min-plus: $a + \inf\{b, c\} = \inf\{a + b, a + c\}$

Swiss Federal Institute of Technology	
--	--

```
Computer Engineering
and Networks Laboratory
```

Comparison of Algebraic Structures

► Common properties ⊞ :

Closure of \boxplus : $a \boxplus b \in S$ Associativity of \boxplus : $a \boxplus (b \boxplus c) = (a \boxplus b) \boxplus c$ Commutativity of \boxplus : $a \boxplus b = b \boxplus a$ Existence of identity element for \boxplus : $\exists \varepsilon : a \boxplus \varepsilon = a$

▶ Differences ⊞ :

- *plus-times*: Existence of a negative element for \boxplus : $\exists (-a) : a \boxplus (-a) = \varepsilon$
- *min-plus*: Idempotency of \boxplus : $a \boxplus a = a$

```
Swiss Federal
Institute of Technolog
```



Comparison of System Theories

- Plus-times system theory
 - signals, impulse response, convolution, time-domain

33

$$f(t) \longrightarrow g(t) \longrightarrow h(t) = (f * g)(t) = \int_0^t f(t - s) \cdot g(s) \, ds$$

- Min-plus system theory
 - streams, variability curves, convolution, time-interval domain

$$R(\Delta) \longrightarrow g(\Delta) \longrightarrow R'(\Delta) \ge (R \otimes g)(\Delta) = \inf_{0 \le \lambda \le \Delta} \{f(\Delta - \lambda) + g(\lambda)\}$$



From Streams to Cumulative Functions

- Data streams: R(t) = number of events in [0, t)
- Resource stream: C(t) = available resource in [0, t)



Abstract Models for Performance Analysis



From Event Streams to Arrival Curves



From Resources to Service Curves



Example 1: Periodic with Jitter

A common event pattern that is used in literature can be specified by the parameter triple (p, j, d), where p denotes the period, j the jitter, and d the minimum inter-arrival distance of events in the modeled stream.





Example 1: Periodic with Jitter



Example 1: Periodic with Jitter

Arrival curves:



Example 2: TDMA Resource

- Consider a real-time system consisting of *n* applications that are executed on a resource with bandwidth *B* that controls resource access using a *TDMA policy*.
- Analogously, we could consider a distributed system with n communicating nodes, that communicate via a shared bus with bandwidth B, with a bus arbitrator that implements a TDMA policy.
- TDMA policy: In every TDMA cycle of lengthc , one single resource slot of length s_i is assigned to application i.



Example 2: TDMA Resource

Service curves available to the applications / node *i*:



$$\beta_i^l(\Delta) = B \max\{\left\lfloor \frac{\Delta}{\bar{c}} \right\rfloor s_i, \Delta - \left\lceil \frac{\Delta}{\bar{c}} \right\rceil (\bar{c} - s_i)\}$$

$$\beta_i^u(\Delta) = B \min\{\left\lceil \frac{\Delta}{\bar{c}} \right\rceil s_i, \Delta - \left\lfloor \frac{\Delta}{\bar{c}} \right\rfloor (\bar{c} - s_i)\}$$



Greedy Processing Component (GPC)



- computation (event task instance, resource computing resource [tasks/second])
- communication (event data packet, resource bandwidth [packets/second])

```
45
```

Computer Engineering

Greedy Processing Component



Greedy Processing Component (GPC)

If the resource and event streams describe available and requested units of processing or communication, then



Greedy Processing

- For all times $u \le t$ we have $R'(u) \le R(u)$ (conservation law).
- We also have $R'(t) \le R'(u)+C(t)-C(u)$ as the output can not be larger than the available resources.
- Combining both statements yields $R'(t) \le R(u) + C(t) C(u)$.
- Let us suppose that u^{*} is the last time before t with an empty buffer. We have R(u^{*}) = R'(u^{*}) at u^{*} and also R'(t) = R'(u^{*}) + C(t) − C(u^{*}) as all available resources are used to produce output. Therefore, R'(t) = R(u^{*}) + C(t) − C(u^{*}).
- As a result, we obtain

Swiss Federa

$$R'(t) = \inf_{0 \le u \le t} \{R(u) + C(t) - C(u)\}$$



Abstract Models for Performance Analysis



Abstraction



Some Definitions and Relations

- ► $f \otimes g$ is called *min-plus convolution* $(f \otimes g)(t) = \inf_{0 \leq u \leq t} \{f(t-u) + g(u)\}$
- ► $f \oslash g$ is called *min-plus de-convolution* $(f \oslash g)(t) = \sup_{u \ge 0} \{f(t+u) - g(u)\}$
- ▶ For max-plus convolution and de-convolution:

$$(f \overline{\otimes} g)(t) = \sup_{\substack{0 \le u \le t \\ u \ge 0}} \{f(t-u) + g(u)\}$$
$$(f \overline{\otimes} g)(t) = \inf_{\substack{u \ge 0 \\ u \ge 0}} \{f(t+u) - g(u)\}$$

Relation between convolution and deconvolution

 $f \leq g \otimes h \Leftrightarrow f \oslash h \leq g$

Swiss Federal Institute of Technology



Arrival and Service Curve

The arrival and service curves provide bounds on event and resource functions as follows:

$$\alpha^{l}(t-s) \leq R(t) - R(s) \leq \alpha^{u}(t-s) \quad \forall s \leq t$$
$$\beta^{l}(t-s) \leq C(t) - C(s) \leq \beta^{u}(t-s) \quad \forall s \leq t$$

- We can determine valid variability curves from cumulative functions as follows: $\alpha^u = R \oslash R; \quad \alpha^l = R \overline{\oslash} R; \quad \beta^u = C \oslash C; \quad \beta^l = C \overline{\oslash} C$
- One proof:

$$\alpha^{u} = R \overline{\oslash} R \Rightarrow \alpha^{u}(\Delta) = \sup_{u \ge 0} \left\{ R(\Delta + u) - R(u) \right\} \Rightarrow$$

$$\alpha^{u}(\Delta) = \sup_{s \ge 0} \{R(\Delta + s) - R(s)\} \Rightarrow \alpha^{u}(t-s) \ge R(t) - R(s) \quad \forall t \ge s$$
Swiss Federal
Institute of Technology
52
Computer Engineering
and Networks Laboratory
53
Superscript Science Sc

Abstraction



The Most Simple Relations

► The *output stream* of a component satisfies:

 $R'(t) \ge (R \underline{\otimes} \beta^l)(t)$

▶ The *output upper arrival curve* of a component satisfies:

$$\alpha^{u'} = (\alpha^u \overline{\oslash} \beta^l)$$

• The *remaining lower service curve* of a component satisfies:

$$\beta^{l'}(\Delta) = \sup_{0 \le \lambda \le \Delta} (\beta^l(\lambda) - \alpha^u(\lambda))$$

54



Two Sample Proofs

$$R'(t) = \inf_{\substack{0 \le u \le t}} \{R(u) + C(t) - C(u)\}$$

$$\geq \inf_{\substack{0 \le u \le t}} \{R(u) + \beta^l(t-u)\}$$

$$= (R \otimes \beta^l)(t)$$

$$C'(t) - C'(s) = \sup_{0 \le a \le t} \{C(a) - R(a)\} - \sup_{0 \le b \le s} \{C(b) - R(b)\} =$$

=
$$\inf_{0 \le b \le s} \{\sup_{0 \le a \le t} \{(C(a) - C(b)) - (R(a) - R(b))\}\}$$

=
$$\inf_{0 \le b \le s} \{\sup_{0 \le a - b \le t - b} \{(C(a) - C(b)) - (R(a) - R(b))\}\}$$

$$\geq \inf_{0 \le b \le s} \{\sup_{0 \le \lambda \le t - b} \{\beta^{l}(\lambda) - \alpha^{u}(\lambda)\}\} \ge \sup_{0 \le \lambda \le t - s} \{\beta^{l}(\lambda) - \alpha^{u}(\lambda)\}$$



Tighter Bounds

The greedy processing component transforms the variability curves as follows:





Proof of Backlog Bound



Contents

- Overview
- Real-Time Calculus
- Modular Performance Analysis
- Comparison
- Examples

System Composition







Scheduling and Arbitration



Complete System Composition



Extending the Framework



Refined Processing Component Model



Processing Component



Classical Workload Transformation





Processing Component



WLT with Abstracted Functionality



WLT with Abstracted Functionality



Swiss Federal Institute of Technology 70

Computer Engineering

WLT with Abstracted Functionality





Real-Time Interfaces



Component-Based Design



Analysis

74

- Given: all components, their interconnections structure and all inputs from environment
- Question: do the components work together properly?

Interface-Based Design



Design and Composition

- Given: some components, some inputs and some requirements
- Questions:
 - What are the system assumptions towards the environment (inputs and/or requirements)?
 - What are the corresponding assumptions for the components (so that they can adapt)?

From an Abstract Component ...







Computer Engineering and Networks Laboratory

... to its Adaptive Interface



Applications

Conclusions

- The analysis accuracy and the analysis time depend highly on the specific system characteristics.
- The analysis results of the different approaches are remarkable different even for apparently simple systems.
- ▶ The choice of an appropriate analysis *abstraction matters*.
- The problem to provide accurate performance predictions for general systems is still *far from solved*.

104

```
Swiss Federal
Institute of Technology
```

Computer Engineering and Networks Laboratory

Contents

Overview
Real-Time Calculus
Modular Performance Analysis
Comparison
Examples



105

Computer Engineering and Networks Laboratory

Case Study



Total Utilization:		
- ECU1	59 %	
- ECU2	87 %	
- ECU3	67 %	
- BUS	56 %	

6 Real-Time Input Streams

- with jitter
- with bursts
- deadline > period

3 ECU's with own CC's

- 13 Tasks & 7 Messages - with different WCED
- 2 Scheduling Policies
- Earliest Deadline First (ECU's)
 Fixed Priority (ECU's & CC's)

Hierarchical Scheduling - Static & Dynamic Polling Servers

Bus with TDMA

- 4 time slots with different lengths (#1,#3 for CC1, #2 for CC3, #4 for CC3)

Specification Data

Stream	(p,j,d) [ms]	D [s]	Task Chain
S 1	(1000, 2000, 25)	8.0	$T1.1 \rightarrow C1.1 \rightarrow T1.2 \rightarrow C1.2 \rightarrow T1.3$
S 2	(400, 1500, 50)	1.8	$T2.1 \rightarrow C2.1 \rightarrow T2.2$
S 3	(600, 0, -)	6.0	$T3.1 \rightarrow C3.1 \rightarrow T3.2 \rightarrow C3.2 \rightarrow T3.3$
S4	(20, 5, -)	0.5	$T4.1 \rightarrow C4.1 \rightarrow T4.2$
S5	(30, 0, -)	0.7	$T4.1 \rightarrow C4.1 \rightarrow T4.2$
S 6	(1500, 4000, 100)	3.0	T6.1

Task	e	Message	е
T1.1	200	C1.1	100
T1.2	300	C1.2	80
T1.3	30	C2.1	40
T2.1	75	C3.1	25
T2.2	25	C3.2	10
T3.1	60	C4.1	3
T3.2	60	C5.1	2
T3.3	40		
T4.1	12		
T4.2	2		
T5.1	8		
T5.2	3		
T6.1	100		

Perdiodic Server	p	е
SPS _{ECU1}	500	200
SPS _{ECU3}	500	250
DPS _{ECU3}	600	120

	t
Cycle	100
Slot _{CC1a}	20
Slot _{CC1b}	25
Slot _{CC2}	25
Slot _{CC3}	30

The Distributed Embedded System...





... and its MPA Model



Available & Remaining Service of ECU1



Input of Stream 3



Output of Stream 3



Automated Design Space Exploration



Network Processor Task Model



EXPO





Validation Strategy (IBM)



Analytical System Model









Application 1: Change Audio Volume



Application 2: Lookup Destination Address



Application 2: Lookup Destination Address



Application 3: Receive TMC Messages



Application 3: Receive TMC Messages



Proposed Architecture Alternatives



Step 1: Environment (Event Steams)



Step 3: Mapping / Scheduling



Analysis – Design Question 1

How do the proposed system architectures compare in respect to end-to-end delays?

Analysis – Design Question 1

Step 4: Performance Model





Computer Engineering

and Networks Laboratory

Analysis – Design Question 2

How robust is architecture A? Where is the bottleneck of this architecture?



137

ETH	Swiss Federal Institute of Technology
-----	--





Computer Engineering

and Networks Laboratory

Analysis – Design Question 2



Analysis – Design Question 3

Architecture D is chosen for further investigation. How should the processors be dimensioned?



Analysis – Design Question 3





Implementation: RTC Toolbox Publications on the Subject



Acknowledgement

- Martin Naedele
- Samarjit Chakraborty
- Alexander Maxiaguine
- Simon Kuenzli
- Ernesto Wandeler
- Nikolay Stoimenov
- Wolfgang Haid
- Simon Perathoner

Swiss Federal Institute of Technology

142

Computer Engineering and Networks Laboratory