

Table of Contents

General Chair's Welcome	i
Executive Committee	xix
Technical Program Committee	xxi
Panel Committee	xxiii
Tutorial Committee	xxiii
Hands-On Tutorial Committee	xxiii
Student Design Contest Judges	xxiv
Exhibitor Liaison Committee	xxiv
Opening Keynote Address – Bernard S. Meyerson	xxv
Thursday Keynote Address – Ronald A. Rohrer	xxvi
Marie R. Pistilli Women in EDA Achievement Award	xxvii
P.O. Pistilli Undergraduate Scholarships	xxvii
Design Automation Conference Graduate Scholarships	xxviii
DAC/ISSCC 2005 Student Design Content Winners	xxviii
ACM Transactions on Design Automation of Electronic Systems (TODAES) 2005 Best Paper Award	xxviii
ACM/SIGDA Distinguished Service Award	xxviii
2004 Phil Kaufman Award for Distinguished Contributions to EDA	xxix
IEEE CASS Awards	xxix
IEEE Fellows	xxix
Reviewers	xxx
2006 Call for Papers	xxxiv
 SESSION 1: PANEL — Differentiate and Deliver: Leveraging Your Partners (CEO Panel)	
Chair: Jay Vleeschhouwer (<i>Merrill Lynch</i>) Organizers: Rich Goldman, David Park Panelists: W. East (<i>ARM Holdings, plc</i>), A. De Geus (<i>Synopsys, Inc.</i>), J. Hu (<i>UMC Corp.</i>), M. J. Fister (<i>Cadence Design Systems, Inc.</i>), W. C. Rhines (<i>Mentor Graphics Corp.</i>), R. Cassidy (<i>TSMC</i>)	1
 SESSION 2: Special Session: Error-Tolerant Design	
Chair: Sarma Vrudhula (<i>University of Arizona</i>) Organizers: Krishnendu Chakrabarty, Sarma Vrudhula	
2.1 Logic Soft Errors in Sub-65nm Technologies Design and CAD Challenges	2
S. Mitra, T. Karnik, N. Seifert, M. Zhang (<i>Intel Corporation</i>)	
2.2 SEU Tolerant Device, Circuit and Processor Design	5
W. Heidergott (<i>General Dynamics C4 Systems</i>)	
 SESSION 3: Microarchitecture-Level Power Analysis and Optimization Techniques	
Chair: Mary Jane Irwin (<i>Penn State University</i>) Organizers: Sujit Dey, Trevor Mudge	
3.1 Variability and Energy Awareness: A Microarchitecture-Level Perspective	11
D. Marculescu, E. Talpes (<i>Carnegie Mellon University</i>)	

3.2	Energy-Efficient Physically Tagged Caches for Embedded Processors with Virtual Memory	17
	P. Petrov (<i>University of Maryland at College Park</i>), D. Tracy, A. Orailoglu (<i>University of California at San Diego</i>)	
3.3	Hybrid Simulation for Embedded Software Energy Estimation	23
	A. Muttreja (<i>Princeton University</i>), A. Raghunathan, S. Ravi (<i>NEC Laboratories</i>), N. K. Jha (<i>Princeton University</i>)	
3.4	Cooperative Multithreading on Embedded Multiprocessor Architectures Enables Energy-scalable Design	27
	P. Schaumont, B.-C. C. Lai (<i>University of California at Los Angeles</i>), W. Qin (<i>Boston University</i>), I. Verbauwhede (<i>University of California at Los Angeles & ESAT</i>)	

SESSION 4: Leakage Analysis and Optimization

Chair: Yu Cao (*Arizona State University*)

Organizers: Tanay Karnik, Chandu Visweswariah

4.1	Total Power Reduction in CMOS Circuits via Gate Sizing and Multiple Threshold Voltages	31
	F. Gao, J. P. Hayes (<i>University of Michigan</i>)	
4.2	An Effective Power Mode Transition Technique in MTCMOS Circuits	37
	A. Abdollahi (<i>University of Southern California</i>), F. Fallah (<i>Fujitsu Labs. of America</i>), M. Pedram (<i>University of Southern California</i>)	
4.3	A Self-adjusting Scheme to Determine the Optimum RBB by Monitoring Leakage Currents	43
	N. Jayakumar (<i>Texas A&M University</i>), S. Dhar (<i>National Semiconductor</i>), S. P. Khatri (<i>Texas A&M University</i>)	
4.4	Enhanced Leakage Reduction Technique by Gate Replacement	47
	L. Yuan, G. Qu (<i>University of Maryland</i>)	

SESSION 5: Analog Macromodeling

Chair: Georges Gielen (*Katholieke Universiteit*)

Organizers: Geert Van Der Plas, Helmut Graeb

5.1	Automated Nonlinear Macromodelling of Output Buffers for High-Speed Digital Applications	51
	N. Dong, J. Roychowdhury (<i>University of Minnesota</i>)	
5.2	Systematic Development of Analog Circuit Structural Macromodels through Behavioral Model Decoupling	57
	Y. Wei, A. Doboli (<i>Stony Brook University</i>)	
5.3	A Combined Feasibility and Performance Macromodel for Analog Circuits	63
	M. Ding, R. Vemuri (<i>University of Cincinnati</i>)	

SESSION 6: PANEL — ESL: Tales from the Trenches

Chair: David Maliniak (*Electronic Design*)

Organizer: Francine Bacchini

Panelists: T. Doherty (*Emulex*), S. A. Pai (*Qualcomm*), S.-K. Eo (*ST Microelectronics*),

P. McShane (*Northrop Grumman*), S. Sundararajan (*Texas Instruments, Inc.*),

P. Urard (*ST Microelectronics*)

SESSION 7: Statistical Timing Analysis

Chair: Vinod Kariat (*Cadence Design Systems, Inc.*)

Organizers: Joel Phillips, Kenneth Shepard

7.1	Parameterized Block-Based Statistical Timing Analysis with Non-Gaussian Parameters, Nonlinear Delay Functions	71
	H. Chang (<i>University of Minnesota</i>), V. Zolotov (<i>IBM T.J. Watson Research Center</i>), S. Narayan (<i>IBM Systems & Technology</i>), C. Visweswariah (<i>IBM T.J. Watson Research Center</i>)	

7.2	Correlation-Aware Statistical Timing Analysis with Non-Gaussian Delay Distributions	77
	Y. Zhan, A. J. Strojwas, X. Li, L. T. Pileggi (<i>Carnegie Mellon University</i>), D. Newmark, M. Sharma (<i>Advanced Micro Devices, Inc.</i>)	
7.3	Correlation-Preserved Non-Gaussian Statistical Timing Analysis with Quadratic Timing Model	83
	L. Zhang, W. Chen, Y. Hu, J. A. Gubner, C. C.-P. Chen (<i>University of Wisconsin</i>)	
7.4	A General Framework for Accurate Statistical Timing Analysis Considering Correlations	89
	V. Khandelwal, A. Srivastava (<i>University of Maryland, College Park</i>)	

SESSION 8: Embedded Software

Chair: Rainer Leupers (*RWTH Aachen University*)

Organizer: Lothar Thiele

8.1	Locality-Conscious Workload Assignment for Array-Based Computations in MPSOC Architectures	95
	F. Li, M. Kandemir (<i>The Pennsylvania State University</i>)	
8.2	Automatic Scenario Detection for Improved WCET Estimation	101
	S. V. Gheorghita, S. Stuijk, T. Basten, H. Corporaal (<i>Eindhoven University of Technology</i>)	
8.3	Memory Access Optimization Through Combined Code Scheduling, Memory Allocation, and Array Binding in Embedded System Design	105
	J. Kim (<i>Samsung Electronics Co., Ltd.</i>), T. Kim (<i>Seoul National University</i>)	
8.4	Dynamic Slack Reclamation with Procrastination Scheduling in Real-Time Embedded Systems	111
	R. Jejurikar (<i>University of California at Irvine</i>), R. Gupta (<i>University of California at San Diego</i>)	

SESSION 9: Advances in Design-for-Testability Methods

Chair: Tom Williams (*Synopsys, Inc.*)

Organizers: Erik Jan Marinissen, Patrick Girard

9.1	Response Compaction with any Number of Unknowns Using a New LFSR Architecture	117
	E. H. Volkerink (<i>Agilent Laboratories, Intel Corporation</i>), S. Mitra (<i>Intel Corporation, Stanford University</i>)	
9.2	Multi-Frequency Wrapper Design and Optimization for Embedded Cores Under Average Power Constraints	123
	Q. Xu, N. Nicolici (<i>McMaster University</i>), K. Chakrabarty (<i>Duke University</i>)	
9.3	N-Detection Under Transparent-Scan	129
	I. Pomeranz (<i>Purdue University</i>)	
9.4	Secure Scan: A Design-for-Test Architecture for Crypto Chips	135
	B. Yang (<i>Polytechnic University</i>), K. Wu (<i>University of Illinois</i>), R. Karri (<i>Polytechnic University</i>)	

SESSION 10: Advances in Boundary Element Methods for Parasitic Extraction

Chair: J. Eric Bracken (*Ansoft Corp.*)

Organizers: Yehea Ismail, Sachin S. Sapatnekar

10.1	A Green Function-Based Parasitic Extraction Method for Inhomogeneous Substrate Layers	141
	C. Xu (<i>Oregon State University</i>), R. Gharpurey (<i>University of Michigan</i>), T. S. Fiez, K. Mayaram (<i>Oregon State University</i>)	
10.2	Analysis of Full-Wave Conductor System Impedance over Substrate Using Novel Integration Techniques	147
	X. Hu, J. H. Lee, J. White, L. Daniel (<i>Massachusetts Institute of Technology</i>)	
10.3	Spatially Distributed 3D Circuit Models	153
	M. Beattie, H. Zheng, A. Devgan, B. Krauter (<i>IBM Corporation</i>)	

10.4	DiMES: Multilevel Fast Direct Solver Based on Multipole Expansions for Parasitic Extraction of Massively Coupled 3D Microelectronic Structures	159
	D. Gope, I. Chowdhury, V. Jandhyala (<i>University of Washington</i>)	
10.5	ICCAP: A Linear Time Sparse Transformation and Reordering Algorithm for 3D BEM Capacitance Extraction	163
	R. Jiang (<i>University of Wisconsin</i>), Y.-H. Chang (<i>National Taiwan University</i>), C. C.-P. Chen (<i>University of Wisconsin</i>)	
100	Management Day Session 100	
	Choosing Flows and Methodologies for SoC Design	167
	Chair: Dennis C. Wassung, Jr. (<i>Adams Harkness, Inc.</i>) Organizer: Yervant Zorian Speakers: M. Abadir (<i>Freescale Semiconductor, Inc.</i>), M. Bapst (<i>PrairieComm</i>), C. Harris (<i>PMC-Sierra</i>)	
	SESSION 11: PANEL: DFM Rules!	168
	Chair: Naveed Sherwani (<i>Open-Silicon</i>) Organizer: Susan Lippincott Mack Panelists: A. Alexanian (<i>Ponté Solutions</i>), P. Buch (<i>Magma Design Automation</i>), C. Guardiani (<i>PDF Solutions</i>), H. Lehon (<i>KLA-Tencor</i>), P. Rabkin (<i>Xilinx</i>), A. Sharan (<i>Clearshape Technologies</i>)	
	SESSION 12: Recent Advances in Signal Integrity	
	Chair: Eli Chiprout (<i>Intel Corporation</i>) Organizers: Dusan Petranovic, Lei He	
12.1	Partitioning-Based Approach to Fast On-Chip Decap Budgeting and Minimization	170
	H. Li, Z. Qi, S. X.-D. Tan (<i>University of California at Riverside</i>), L. Wu (<i>Cadence Design Systems Inc.</i>), Y. Cai, X. Hong (<i>Tsinghua University</i>)	
12.2	Navigating Registers in Placement for Clock Network Minimization	176
	Y. Lu (<i>Tsinghua University</i>), C. N. Sze (<i>Texas A&M University</i>), X. Hong, Q. Zhou, Y. Cai, L. Huang (<i>Tsinghua University</i>), J. Hu (<i>Texas A&M University</i>)	
12.3	Minimizing Peak Current via Opposite-Phase Clock Tree	182
	Y.-T. Nieh, S.-H. Huang (<i>Chung Yuan Christian University</i>), S.-Y. Hsu (<i>Industrial Technology Research Institute</i>)	
12.4	A Noise-Driven Effective Capacitance Method With Fast Embedded Noise Rule Calculation for Functional Noise Analysis	186
	H. Su, D. Widiger, C. Kashyap, F. Liu, B. Krauter (<i>IBM Corporation</i>)	
12.5	Constraint-Aware Robustness Insertion for Optimal Noise-Tolerance Enhancement in VLSI Circuits	190
	C. Zhao, Y. Zhao, S. Dey (<i>University of California at San Diego</i>)	
	SESSION 13: Physical Considerations in High-Level Synthesis	
	Chair: Steven M. Burns (<i>Intel Corporation</i>) Organizers: Gila Kamhi, Reinaldo Bergamaschi	
13.1	Temperature-Aware Resource Allocation and Binding in High-Level Synthesis	196
	R. Mukherjee, S. O. Memik, G. Memik (<i>Northwestern University</i>)	
13.2	Leakage Power Optimization With Dual-V_{th} Library In High-Level Synthesis	202
	X. Tang (<i>Magma Design Automation, Inc.</i>), H. Zhou (<i>Northwestern University</i>), P. Banerjee (<i>University of Illinois at Chicago</i>)	
13.3	Incremental Exploration of the Combined Physical and Behavioral Design Space	208
	Z. Gu, J. Wang, R. P. Dick, H. Zhou (<i>Northwestern University</i>)	

13.4	Sign Bit Reduction Encoding for Low Power Applications	214
	M. Saneci, A. Afzali-Kusha, Z. Navabi (<i>University of Tehran</i>)	
13.5	A Watermarking System for IP Protection by a Post Layout Incremental Router	218
	T. Nie, T. Kisaka, M. Toyonaga (<i>Kochi University</i>)	
 SESSION 14: Architectures for Cryptography and Security Applications		
Chair: Anand Raghunathan (<i>NEC-Labs America</i>)		
Organizers: Adam Donlin, Peter Marwedel		
14.1	A Side-Channel Leakage Free Coprocessor IC in 0.18 μm CMOS for Embedded AES-based Cryptographic and Biometric Processing	222
	K. Tiri, D. Hwang, A. Hodjat, B. Lai, S. Yang, P. Schaumont (<i>University of California at Los Angeles</i>), I. Verbauwhede (<i>University of California at Los Angeles, K.U. Leuven</i>)	
14.2	Simulation Models for Side-Channel Information Leaks	228
	K. Tiri (<i>University of California at Los Angeles</i>), I. Verbauwhede (<i>University of California at Los Angeles, K.U. Leuven</i>)	
14.3	A Pattern Matching Co-processor for Network Security	234
	Y. H. Cho, W. H. Mangione-Smith (<i>University of California at Los Angeles</i>)	
14.4	High Performance Encryption Cores for 3G Networks	240
	T. Balderas-Contreras, R. Cumplido (<i>Instituto Nacional de Astrofísica, Óptica y Electrónica</i>)	
14.5	Efficient Fingerprint-based User Authentication for Embedded Systems	244
	P. Gupta (<i>Princeton University</i>), S. Ravi, A. Raghunathan (<i>NEC Laboratories</i>), N. K. Jha (<i>Princeton University</i>)	
 SESSION 15: Performance, Energy, and Fault-Tolerance Considerations for MPSoC Designs		
Chair: Gerd Ascheid (<i>RWTH Aachen University</i>)		
Organizers: Radu Marculescu, Rainer Leupers		
15.1	Approximate VCCs: A New Characterization of Multimedia Workloads for System-level MpSoC Design	248
	Y. Liu, S. Chakraborty, W. T. Ooi (<i>National University of Singapore</i>)	
15.2	Modular Domain-Specific Implementation and Exploration Framework for Embedded Software Platforms	254
	C. Sauer, M. Gries, S. Sonntag (<i>Infineon Technologies</i>)	
15.3	Simulation Based Deadlock Analysis for System Level Designs	260
	X. Chen (<i>University of California at Riverside</i>), A. Davare (<i>University of California at Berkeley</i>), H. Hsieh (<i>University of California at Riverside</i>), A. Sangiovanni-Vincentelli (<i>University of California at Berkeley</i>), Y. Watanabe (<i>Cadence Berkeley Laboratories</i>)	
15.4	Fault and Energy-Aware Communication Mapping with Guaranteed Latency for Applications Implemented on NoC	266
	S. Manolache, P. Eles, Z. Peng (<i>Linköping University</i>)	
15.5	High Performance Computing on Fault-Prone Nanotechnologies: Novel Microarchitecture Techniques Exploiting Reliability-Delay Trade-offs	270
	A. V. Zykov, E. Mizan, M. F. Jacome, G. de Veciana, A. Subramanian (<i>The University of Texas at Austin</i>)	
150	Management Day Session 150	
	How to Determine the Necessity for Emerging Solutions	274
	Chair: Nic Mokhoff (<i>EE Times</i>)	
	Organizer: Yervant Zorian	
	Speakers: K. N. Ruparel (<i>Cisco Systems, Inc.</i>), F. Pessolano (<i>Philips Semiconductors</i>), H. Nham (<i>eSilicon Corporation</i>), K. S. Kim (<i>Intel Corporation</i>)	

SESSION 16: Special Session: Closing the Power Gap Between ASIC and Custom

Chair: Barry Pangrle (*Synopsys, Inc.*)
Organizer: Dennis Sylvester

- 16.1 Closing the Power Gap between ASIC and Custom: An ASIC Perspective**275
D. G. Chinnery, K. Keutzer (*University of California at Berkeley*)
- 16.2 Explaining the Gap Between ASIC and Custom Power: A Custom Perspective**281
A. Chang (*Cadence Design Systems, Inc.*), W. J. Dally (*Stanford University*)
- 16.3 Keeping Hot Chips Cool**285
R. Puri (*IBM T.J. Watson Research Center*), L. Stok (*IBM*),
S. Bhattacharya (*IBM T.J. Watson Research Center*)

SESSION 17: PANEL: Interconnects are Moving from MHz->GHz

Should you be Afraid? Or... "My Giga Hertz, Does Yours?"289

Chair: Rick Merritt (*EE Times*)
Organizers: Navraj Nandra, Phil Dworsky
Panelists: J. F. D'Ambrosia (*Tyco Electronics Corp.*), A. Healey (*Agere Systems, Inc.*),
B. Litinsky (*RF Micro Devices, Inc.*), J. Stonick (*Synopsys, Inc.*), J. Abler (*IBM Corporation*)

SESSION 18: Wireless Session: Information Design Methodology

Chair: Ingrid Verbauwhede (*University of California*)
Organizer: Ingrid Verbauwhede

- 18.1 Design Methodology for Wireless Nodes with Printed Antennas**291
J.-S. Chenard, C. Y. Chu, Ž. Žilić, M. Popovic (*McGill University*)
- 18.2 MP Core: Algorithm and Design Techniques for Efficient Channel Estimation in Wireless Applications**297
Y. Meng, T. Sherwood, A. P. Brown, H. Lee, R. A. Iitis, R. Kastner
(*University of California at Santa Barbara*)
- 18.3 From *Myth* to Methodology: Cross-Layer Design for Energy-Efficient Wireless Communication**303
W. Eberle, B. Bougard, S. Pollin, F. Catthoor (*IMEC*)

SESSION 19: Statistical Optimization and Manufacturability

Chair: Chandramouli Kashyap (*IBM Corporation*)
Organizers: Sani Nassif, Vivek De

- 19.1 An Efficient Algorithm for Statistical Minimization of Total Power under Timing Yield Constraints**309
M. Mani (*University of Texas at Austin*), A. Devgan (*Magma Design Automation*),
M. Orshansky (*University of Texas at Austin*)
- 19.2 Robust Gate Sizing by Geometric Programming**315
J. Singh, V. Nookala, Z.-Q. Luo, S. Sapatnekar (*University of Minnesota*)
- 19.3 Circuit Optimization using Statistical Static Timing Analysis**321
A. Agarwal, K. Chopra, D. Blaauw (*University of Michigan*),
V. Zolotov (*IBM T.J. Watson Research Center*)
- 19.4 An Exact Jumper Insertion Algorithm for Antenna Effect Avoidance/Fixing**325
B.-Y. Su, Y.-W. Chang (*National Taiwan University*)

SESSION 20: Application Specific Architecture Design Tools

Chair: Nikil Dutt (*University of California*)
Organizers: Joachim Gerlach, Margarida Jacome

- 20.1 Fine-grained Application Source Code Profiling for ASIP Design**329
K. Karuri, M. A. Al Faruque, S. Kraemer, R. Leupers, G. Ascheid, H. Meyr (*RWTH Aachen*)
- 20.2 Physically-Aware HW-SW Partitioning for Reconfigurable Architectures with Partial Dynamic Reconfiguration**335
S. Banerjee, E. Bozorgzadeh, N. Dutt (*University of California at Irvine*)

20.3	Performance Simulation Modeling for Fast Evaluation of Pipelined Scalar Processor by Evaluation Reuse	341
	H. Y. Kim, T. G. Kim (<i>KAIST</i>)	
20.4	Trace-Driven HW/SW Cosimulation Using Virtual Synchronization Technique	345
	D. Kim, Y. Yi, S. Ha (<i>Seoul National University</i>)	
SESSION 21: Special Session — The Titanic: What Went Wrong		349
	Chair: Andrew B. Kahng (<i>University of California</i>)	
	Organizer: Sani Nassif (<i>IBM Research</i>)	
	Metal Variation-Induced Hold Time Failures , P. S. Zuchowski (<i>IBM</i>)	
	Design for Reliability: acknowledging aging effects	
	C. Moughanni, M. Moosa, G. Anderson (<i>Freescale</i>)	
	Bridging the Power Reduction & Estimation Gap in the Cell Processor Design Methodology , S. D. Posluszny (<i>IBM</i>)	
	A Series of Unfortunate Events , W. Vercruysse (<i>AMD</i>)	
SESSION 22: PANEL: Wireless Platforms: GOPS for Cents and MilliWatts		351
	Chair: Jan Rabaey (<i>University of California at Berkeley</i>)	
	Organizers: Francine Bacchini	
	Panelists: A. Cox (<i>3Plus1 Technology, Inc.</i>),	
	F. Lane (<i>Flarion Technologies, Inc.</i>), R. Lauwereins (<i>IMEC</i>),	
	U. Ramacher (<i>Infineon Technologies AG</i>), D. Witt (<i>Texas Instruments</i>)	
SESSION 23: Design Methods for Manufacturability Enhancements		
	Chair: Nagib Z. Hakim (<i>Intel Corp.</i>)	
	Organizers: David Blaauw, Michael Orshansky	
23.1	Design Methodology for IC Manufacturability Based on Regular Logic-Bricks	353
	V. Kheterpal, V. Rovner, T. G. Hersan, D. Motiani, Y. Takegawa,	
	A. J. Strojwas, L. Pileggi (<i>Carnegie Mellon University</i>),	
23.2	Advanced Timing Analysis Based on Post-OPC Extraction of Critical Dimensions	359
	J. Yang (<i>Advanced Micro Devices, University of Michigan</i>),	
	L. Capodiecici (<i>Advanced Micro Devices</i>), D. Sylvester (<i>University of Michigan</i>)	
23.3	Self-Compensating Design for Focus Variation	365
	P. Gupta, A. B. Kahng (<i>Blaze DFM Inc.</i>),	
	Y. Kim, D. Sylvester (<i>University of Michigan at Ann Arbor</i>)	
23.4	RADAR: RET-Aware Detailed Routing Using Fast Lithography Simulations	369
	J. Mitra, P. Yu, D. Z. Pan (<i>University of Texas at Austin</i>)	
SESSION 24: Methods and Representations for Logic Synthesis		
	Chair: Iris Bahar (<i>Brown University</i>)	
	Organizers: James Hoe, Marek Perkowski	
24.1	BDD Representation for Incompletely Specified Multiple-Output Logic Functions and Its Applications to Functional Decomposition	373
	T. Sasao, M. Matsuura (<i>Kyushu Institute of Technology</i>)	
24.2	A New Canonical Form for Fast Boolean Matching in Logic Synthesis and Verification	379
	A. Abdollahi, M. Pedram (<i>University of Southern California</i>)	
24.3	Effective Bounding Techniques for Solving Unate and Binate Covering Problems	385
	X. Y. Li (<i>Amazon</i>), M. F. Stallmann, F. Brglez (<i>North Carolina State University</i>)	

SESSION 25: Generating Efficient Models for Analog Circuits

Chair: Richard Shi (*University of Washington*)

Organizers: Koen Lampaert, Sandeep Shukla

- 25.1 Operator-based Model-Order Reduction of Linear Periodically Time-Varying Systems** 391
Y. Wan, J. Roychowdhury (*University of Minnesota*)
- 25.2 Simulation of the Effects of Timing Jitter in Track-and-Hold and Sample-and-Hold Circuits** 397
V. Vasudevan (*Indian Institute of Technology-Madras*)
- 25.3 Scalable Trajectory Methods for On-Demand Analog Macromodel Extraction** 403
S. K. Tiwary, R. A. Rutenbar (*Carnegie Mellon University*)

SESSION 26: Special Session: Emerging Directions in Wireless

Chair: Anantha Chandrakasan (*Massachusetts Institute of Technology*)

Organizers: Anantha Chandrakasan, Jan Rabaey

- 26.1 Cognitive Radio Techniques for Wide Area Networks** 409
W. Krenik, A. Batra (*Texas Instruments Incorporated*)
- 26.2 MIMO Technology for Advanced Wireless Local Area Networks** 413
J. M. Gilbert, W.-J. Choi, Q. Sun (*Atheros Communications, Inc.*)
- 26.4 RF MEMS in Wireless Architectures** 416
C. T.-C. Nguyen (*DARPA/MTO*)

SESSION 27: CAD for FPGAs

Chair: Steve Trimberger (*Xilinx, Inc.*)

Organizers: Patrick Lysaght, Steven Teig

- 27.1 Multiplexer Restructuring for FPGA Implementation Cost Reduction** 421
P. Metzgen, D. Nancekivell (*Altera European Technology Center*)
- 27.2 FPGA Technology Mapping: A Study of Optimality** 427
A. Ling (*University of Toronto*), D. P. Singh, S. D. Brown (*Altera Corporation Toronto*)
- 27.3 Incremental Retiming for FPGA Physical Synthesis** 433
D. P. Singh, V. Manoharajah, S. D. Brown (*Altera Corporation Toronto*)
- 27.4 Architecture-Adaptive Range Limit Windowing for Simulated Annealing FPGA Placement** 439
K. Eguro, S. Hauck, A. Sharma (*University of Washington*)

SESSION 28: Effective Formal Verification Using Word-level Reasoning, Bit-level Generality, and Parallelism

Chair: Howard Wong-Toi (*Jasper Design Automation, Inc.*)

Organizers: Adnan Aziz, Pei-Hsin Ho

- 28.1 Word Level Predicate Abstraction and Refinement for Verifying RTL Verilog** 445
 H. Jain (*Carnegie Mellon University*), D. Kroening (*ETH Zürich*), N. Sharygina, E. Clarke (*Carnegie Mellon University*)
- 28.2 Structural Search for RTL with Predicate Learning** 451
G. Parthasarathy, M. K. Iyer, K.-T. Cheng, F. Brewer (*University of California at Santa Barbara*)
- 28.3 Normalization at the Arithmetic Bit Level** 457
M. Wedler, D. Stoffel, W. Kunz (*University of Kaiserslautern*)
- 28.4 Exploiting Suspected Redundancy without Proving It** 463
H. Mony, J. Baumgartner, V. Paruthi (*IBM Systems Group*), R. Kanzelman (*IBM Engineering & Technology Services*)
- 28.5 Multi-threaded Reachability** 467
D. Sahoo (*Stanford University*), J. Jain (*Fujitsu Labs. of America*), S. K. Iyer (*University of Texas at Austin*), D. L. Dill (*Stanford University*), E. A. Emerson (*University of Texas at Austin*)

SESSION 29: Advances in Synthesis

Chair: David S. Kung (*IBM Corporation*)

Organizers: Leon Stok, Soha Hassoun

- 29.1 Automatic Generation of Customized Discrete Fourier Transform IPs** 471
G. Nordin, P. A. Milder, J. C. Hoe, M. Püschel (*Carnegie Mellon University*)
- 29.2 Race-Condition-Aware Clock Skew Scheduling** 475
S.-H. Huang, Y.-T. Nieh, F.-P. Lu (*Chung Yuan Christian University*)
- 29.3 A Novel Synthesis Approach for Active Leakage Power Reduction Using Dynamic Supply Gating** 479
S. Bhunia, N. Banerjee, Q. Chen, H. Mahmoodi, K. Roy (*Purdue University*)
- 29.4 Designing Logic Circuits for Probabilistic Computation in the Presence of Noise** 485
K. Nepal, R. I. Bahar, J. Mundy, W. R. Patterson, A. Zaslavsky (*Brown University*)
- 29.5 A Lattice-Based Framework for the Classification and Design of Asynchronous Pipelines** 491
P. B. McGee, S. M. Nowick (*Columbia University*)

SESSION 30: Coping with Buffering

Chair: Dinesh Gaitonde (*Synopsys, Inc.*)

Organizers: Dirk Stroobandt, Igor Markov

- 30.1 Power Optimal Dual-V_{dd} Buffered Tree Considering Buffer Stations and Blockages** 497
K. H. Tam, L. He (*University of California at Los Angeles*)
- 30.2 Net Weighting to Reduce Repeater Counts during Placement** 503
B. Goplen (*University of Minnesota*), P. Saxena (*Synopsys, Inc.*),
S. Sapatnekar (*University of Minnesota*)
- 30.3 Path Based Buffer Insertion** 509
C. N. Sze (*Texas A&M University*), C. J. Alpert (*IBM Corporation*),
J. Hu, W. Shi (*Texas A&M University*)
- 30.4 Diffusion-Based Placement Migration** 515
H. Ren (*IBM Corporation & University of Texas at Austin*),
D. Z. Pan (*University of Texas at Austin*), C. J. Alpert, P. Villarrubia (*IBM Corporation*)

SESSION 31: PANEL: Is Methodology the Highway Out of Verification Hell? 521

Chair: Gabe Moretti (*EDA Consultant & Editor*)

Organizer: Francine Bacchini

Panelists: H. Foster (*Jasper Design Automation*),

J. Bergeron (*Synopsys, Inc.*), M. Nakamura (*Sony Corporation*),

S. Mehta (*Sun Microsystems*), L. Ducousso (*ST Microelectronics*)

SESSION 32: Impact of Process Variations on Power

Chair: Sunil Khatri (*Texas A&M University*)

Organizers: Naehyuck Chang, Chaitali Chakrabarti

- 32.1 Full-Chip Analysis of Leakage Power Under Process Variations, Including Spatial Correlations** 523
H. Chang, S. S. Sapatnekar (*University of Minnesota*)
- 32.2 Variations-Aware Low-Power Design with Voltage Scaling** 529
N. Azizi (*University of Toronto*), M. M. Khellah, V. De (*Intel Laboratories*),
F. N. Najm (*University of Toronto*)
- 32.3 Accurate and Efficient Gate-Level Parametric Yield Estimation Considering Correlated Variations in Leakage Power and Performance** 535
A. Srivastava, S. Shah, K. Agarwal, D. Sylvester, D. Blaauw, S. Director (*University of Michigan*)
- 32.4 Leakage Minimization of Nano-Scale Circuits in the Presence of Systematic and Random Variations** 541
S. Bhardwaj, S. B. K. Vrudhula (*Arizona State University*)

SESSION 33: Special Session: The Best of Wireless at ISSCC

Chair: Wanda Gass (*Texas Instruments, Inc.*)

Organizer: Wanda Gass

- 33.1 A 135Mbps DVB-S2 Compliant Codec Based on 64800-bit LDPC and BCH Codes (ISSCC Paper 24.3)** 547
P. Urard, L. Paumier, P. Georgelin, T. Michel, V. Lebars, E. Yeo (*STMicroelectronics*),
B. Gupta (*W5Networks*)
- 33.3 A Design Platform for 90-nm Leakage Reduction Techniques** 549
P. Royannez, H. Mair, F. Dahan, M. Wagner, M. Streeter, L. Bouetel, J. Blasquez,
H. Clasen, G. Semino, J. Dong, D. Scott, B. Pitts, C. Raibaut, U. Ko (*Texas Instruments, Inc.*)
- 33.4 A 24 GHz Phased-Array Transmitter in 0.18 μ m CMOS** 551
A. Natarajan, A. Komijani, A. Hajimiri (*California Institute of Technology*)

SESSION 34: Architectural Support for Communication

Chair: Petru Eles (*Linköping University*)

Organizers: Marcello Coppola, Peter Marwedel

- 34.1 Cache Coherence Support for Non-Shared Bus Architecture on Heterogeneous MPSoCs** 553
T. Suh (*Georgia Institute of Technology*), D. Kim (*Intel Corporation*),
H.-H. S. Lee (*Georgia Institute of Technology*)
- 34.2 A Low Latency Router Supporting Adaptivity for On-Chip Interconnects** 559
J. Kim, D. Park, T. Theodorides, N. Vijaykrishnan, C. R. Das (*The Pennsylvania State University*)
- 34.3 Floorplan-Aware Automated Synthesis of Bus-based Communication Architectures** 565
 S. Pasricha, N. Dutt, E. Bozorgzadeh (*University of California at Irvine*),
M. Ben-Romdhane (*Conexant Systems Inc.*)
- 34.4 FLEXBUS: A High-Performance System-on-Chip Communication Architecture with a Dynamically Configurable Topology** 571
K. Sekar (*University of California at San Diego*), K. Lahiri, A. Raghunathan (*NEC Laboratories*),
S. Dey (*University of California at San Diego*)
- 34.5 Traffic Shaping for an FPGA Based SDRAM Controller with Complex QoS Requirements** 575
S. Heithecker, R. Ernst (*Technical University of Braunschweig*)

SESSION 35: New Approaches to Physical Design Problems

Chair: Chung-Kuan Cheng (*University of California*)

Organizers: Louis Scheffer, Malgorzata Marek-Sadowska

- 35.1 Microarchitecture-Aware Floorplanning Using a Statistical Design of Experiments Approach** 579
V. Nookala, Y. Chen, D. J. Lilja, S. S. Sapatnekar (*University of Minnesota*)
- 35.2 Timing-Driven Placement by Grid-Warping** 585
Z. Xiu, R. A. Rutenbar (*Carnegie Mellon University*)
- 35.3 Faster and Better Global Placement by a New Transportation Algorithm** 591
U. Brenner, M. Struzyna (*University of Bonn*)
- 35.4 Multilevel Full-Chip Routing for the X-Based Architecture** 597
T.-Y. Ho, C.-F. Chang, Y.-W. Chang, S.-J. Chen (*National Taiwan University*)

**SESSION 36: Special Session: MATLAB™ — The Other
Emerging System-Design Language**

Chair: Randy Allen (*Catalytic, Inc.*)

Organizer: Steven Tjiang

- 36.2 Matlab Extensions for the Development, Testing and Verification
of Real-Time DSP Software** 603
D. P. Magee (*Texas Instruments, Inc.*)

- 36.3 Matlab as a Development Environment for FPGA Design** 607
T. M. Bhatt, D. McCain (*Nokia Research Center*)

SESSION 37: PANEL: Should Our Power Approach Be Current? 611

Chair: Tim Fox (*Deutsche Bank Equity Research*)

Organizers: Lou Covey, Susan Lippincott Mack

Panelists: D. Heacock (*Texas Instruments, Inc.*), A. Kornfeld (*Intel Corporation*),

E. Huijbregts (*Magma Design Automation, Inc.*), A. Yang (*Apache Design Solutions, Inc.*),

V. Johnson (*Nascentric, Inc.*), P. Zuchowski (*IBM Corporation*)

SESSION 38: Emerging Ideas in Energy Management Techniques

Chair: Rajesh Gupta (*University of California*)

Organizers: Diana Marculescu, Taewhan Kim

- 38.1 DTM: Dynamic Tone Mapping for Backlight Scaling** 612
A. Iranli, M. Pedram (*University of Southern California*)

- 38.2 Application/Architecture Power Co-Optimization for Embedded
Systems Powered by Renewable Sources** 618
D. Li, P. H. Chou (*University of California at Irvine*)

- 38.3 User-perceived Latency Driven Voltage Scaling for Interactive Applications** 624
L. Yan, L. Zhong, N. K. Jha (*Princeton University*)

- 38.4 System-Level Energy-Efficient Dynamic Task Scheduling** 628
J. Zhuo, C. Chakrabarti (*Arizona State University*)

SESSION 39: Advances in Optimization of Mixed-signal Circuits

Chair: Koen Lampaert (*Mindspeed Technologies, Inc.*)

Organizers: Geert Van Der Plas, Sandeep Shukla

- 39.1 OPERA: Optimization with Ellipsoidal Uncertainty for Robust
Analog IC Design** 632
Y. Xu (*Carnegie Mellon University*), K.-L. Hsiung (*Stanford University*),
X. Li (*Carnegie Mellon University*), I. Nausieda (*Harvard University*),
S. Boyd (*Stanford University*), L. Pileggi (*Carnegie Mellon University*)

- 39.2 A Unified Optimization Framework for Equalization Filter Synthesis** 638
J. Ren, M. Greenstreet (*University of British Columbia*)

- 39.3 Template-Driven Parasitic-Aware Optimization of Analog
Integrated Circuit Layouts** 644
S. Bhattacharya, N. Jangkrasam, C.-J. R. Shi (*University of Washington*)

- 39.4 Multi-level Approach for Integrated Spiral Inductor Optimization** 648
A. Nieuwoudt, Y. Massoud (*Rice University*)

SESSION 40: Circuit Performance Under Parameter Variation

Chair: L. Miguel Silveira (*INESC-ID/IST/Cadence Labs.*)

Organizers: Charlie Chung-Ping Chen, Joel Phillips

- 40.1 Statistical Static Timing Analysis: How simple can we get?** 652
C. S. Amin (*Northwestern University*),
N. Menezes, K. Killpack, F. Dartu, U. Choudhury, N. Hakim (*Intel Corporation*),
Y. I. Ismail (*Northwestern University*)

40.2	Mapping Statistical Process Variations Toward Circuit Performance Variability: An Analytical Modeling Approach	658
	Y. Cao, L. T. Clark (<i>Arizona State University</i>)	
40.3	Power Grid Simulation Via Efficient Sampling-Based Sensitivity Analysis and Hierarchical Symbolic Relaxation	664
	P. Li (<i>Texas A&M University</i>)	

SESSION 41: Special Session: Formally Verifying Your 10-Million Gate Design

Chair: Robert Damiano (*Synopsys, Inc.*)

Organizer: Pei-Hsin Ho

41.1	Formal Verification – Is It Real Enough?	670
	Y. Wolfsthal (<i>IBM Haifa Research Laboratory</i>), R. M. Gott (<i>IBM Systems and Technology Group</i>)	
41.2	Can We Really Do Without the Support of Formal Methods in the Verification of Large Designs?	672
	U. Rossi (<i>STMicroelectronics</i>)	
41.3	Streamline Verification Process with Formal Property Verification to Meet Highly Compressed Design Cycle	674
	P. Chatterjee (<i>NVIDIA Corporation</i>)	

SESSION 42: Embedded Hardware and System Software

Chair: Eugenio Villar (*Universidad de Cantabria*)

Organizers: Chi-Ying Tsui, Pai Chou

42.1	TCAM Enabled On-Chip Logic Minimization	678
	S. Ahmad, R. Mahapatra (<i>Texas A&M University</i>)	
42.2	Hardware Speech Recognition for User Interfaces in Low Cost, Low Power Devices	684
	S. Nedeveschi, R. K. Patra, E. A. Brewer (<i>University of California at Berkeley</i>)	
42.3	Improving Java Virtual Machine Reliability for Memory-Constrained Embedded Systems	690
	G. Chen, M. Kandemir (<i>The Pennsylvania State University</i>)	
42.4	Frequency-Based Code Placement for Embedded Multiprocessors	696
	C. Goldfeder (<i>Columbia University</i>)	

SESSION 43: Power Estimation and Design Tradeoffs

Chair: Kimiyoshi Usami (*Shibura Institute of Technology*)

Organizers: Jerry Frenkil, Amitava Majumdar

43.1	Power Emulation: A New Paradigm for Power Estimation	700
	J. Coburn, S. Ravi, A. Raghunathan (<i>NEC Laboratories</i>)	
43.2	Implementing Low-Power Configurable Processors — Practical Options and Tradeoffs	706
	J. Wei, C. Rowen (<i>Tensilica, Inc.</i>)	
43.3	Low Power Network Processor Design Using Clock Gating	712
	Y. Luo, J. Yu, J. Yang, L. Bhuyan (<i>University of California at Riverside</i>)	
43.4	A Variation-tolerant Sub-threshold Design Approach	716
	N. Jayakumar, S. P. Khatri (<i>Texas A&M University</i>)	

SESSION 44: Programmable Architectures

Chair: Pedro Diniz (*USC Information Sciences Institute*)

Organizers: Ryan Kastner, Steven Teig

44.1	Leakage Efficient Chip-Level Dual-V_{dd} Assignment with Time Slack Allocation for FPGA Power Reduction	720
	Y. Lin, L. He (<i>University of California at Los Angeles</i>)	

44.2	Logic Block Clustering of Large Designs for Channel-Width Constrained FPGAs	726
	M. Tom, G. Lemieux (<i>University of British Columbia</i>)	
44.3	Dynamic Reconfiguration with Binary Translation: Breaking the ILP Barrier with Software Compatibility	732
	A. C. S. Beck, L. Carro (<i>Universidade Federal do Rio Grande do Sul</i>)	
SESSION 45: SAT: Cool Algorithms and Hot Applications		
Chair: Carl Pixley (<i>Synopsys, Inc.</i>)		
Organizers: Harry Foster, Rajeev Ranjan		
45.1	Beyond Safety: Customized SAT-based Model Checking	738
	M. K. Ganai, A. Gupta, P. Ashar (<i>NEC Laboratories</i>)	
45.2	Efficient SAT Solving: Beyond Supercubes	744
	D. Babić, J. Bingham, A. J. Hu (<i>University of British Columbia</i>)	
45.3	Prime Clauses for Fast Enumeration of Satisfying Assignments to Boolean Circuits	750
	HS. Jin, F. Somenzi (<i>University of Colorado at Boulder</i>)	
45.4	Dynamic Abstraction Using SAT-based BMC	754
	L. Zhang (<i>Cadence Design Systems</i>), M. R. Prasad (<i>Fujitsu Laboratories of America</i>), M. S. Hsiao (<i>Virginia Polytechnic Institute & State University</i>), T. Sidle (<i>Fujitsu Laboratories of America</i>)	
SESSION 46: Special Session: DFM and Variability: Theory and Practice		
Chair: Chandu Visweswariah (<i>IBM Corporation</i>)		
Organizers: Michael Orshansky, Tanay Karnik		
46.1	BEOL Variability and Impact on RC Extraction	758
	N. NS, T. Bonifield, A. Singh, C. Bittlestone, U. Narasimha, V. Le, A. Hill (<i>Texas Instruments Inc.</i>)	
46.2	An Effective DFM Strategy Requires Accurate Process and IP Pre-Characterization	760
	C. Guardiani, M. Bertoletti, N. Dragone, M. Malcotti, P. McNamara (<i>PDF Solutions</i>)	
46.3	Variation-Tolerant Circuits: Circuit Solutions and Techniques	762
	J. Tschanz, K. Bowman, V. De (<i>Intel Corporation</i>)	
46.4	On the Need for Statistical Timing Analysis	764
	F. N. Najm (<i>University of Toronto</i>)	
46.5	CAD Tools for Variation Tolerance	766
	D. Blaauw, K. Chopra (<i>University of Michigan</i>)	
46.6	Are There Economics Benefits in DFM?	767
	M. Nowak (<i>Qualcomm Inc.</i>), R. Radojcic (<i>Consultant</i>)	
SESSION 47: Tools and Methods for the Verification of Processors and Processor-Based Systems		
Chair: Raghuram Tupuri (<i>AMD</i>)		
Organizers: Avi Ziv, Erich Marschner		
47.1	A Generic Micro-Architectural Test Plan Approach for Microprocessor Verification	769
	A. Adir, H. Azatchi, E. Bin, O. Peled, K. Shoikhet (<i>IBM Haifa Labs</i>)	
47.2	IODINE: A Tool to Automatically Infer Dynamic Invariants for Hardware Designs	775
	S. Hangal, N. Chandra (<i>Sun Microsystems</i>), S. Narayanan (<i>P.A. Semi Inc.</i>), S. Chakravorty (<i>Sun Microsystems</i>)	
47.3	VLIW – A Case Study of Parallelism Verification	779
	A. Adir, Y. Arbetman, B. Dubrov, Y. Lichtenstein, M. Rimón, M. Vinov (<i>IBM Research Laboratory</i>), M. A. Calligaro, A. Cofler, G. Duffy (<i>ST Microelectronics Design Center</i>)	

47.4	StressTest: An Automatic Approach to Test Generation Via Activity Monitors	783
	I. Wagner, V. Bertacco, T. Austin (<i>The University of Michigan</i>)	
47.5	Smart Diagnostics for Configurable Processor Verification	789
	S. Ezer, S. Johnson (<i>Tensilica Inc.</i>)	
 SESSION 48: Electrical Optimization for Physical Synthesis		
Chair: Gi-Joon Nam (<i>IBM Corporation</i>)		
Organizers: Patrick Groeneveld, Phiroze Parakh		
48.1	Power-Aware Placement	795
	Y. Cheon, P.-H. Ho (<i>Synopsys, Inc.</i>), A. B. Kahng, S. Reda, Q. Wang (<i>University of California at San Diego</i>)	
48.2	How Accurately Can We Model Timing in a Placement Engine?	801
	A. Chowdhary, K. Rajagopal, S. Venkatesan, T. Cao, V. Tiourin (<i>Intel Corporation</i>), Y. Parasuram (<i>Sierra Design Automation</i>), B. Halpin (<i>Synplicity, Inc.</i>)	
48.3	Efficient and Accurate Gate Sizing with Piecewise Convex Delay Models	807
	H. Tennakoon, C. Sechen (<i>University of Washington</i>)	
48.4	Freeze: Engineering a Fast Repeater Insertion Solver for Power Minimization Using the Ellipsoid Method	813
	Y. Peng, X. Liu (<i>North Carolina State University</i>)	
 SESSION 49: Optimization Techniques in High-Level Synthesis		
Chair: Matt Moe (<i>Forte Design Systems</i>)		
Organizers: John Sanguinetti, Stephen Edwards		
49.1	Minimising Buffer Requirements of Synchronous Dataflow Graphs with Model Checking	819
	M. Geilen, T. Basten, S. Stuijk (<i>Eindhoven University of Technology</i>)	
49.2	Unified High-Level Synthesis and Module Placement for Defect-Tolerant Microfluidic Biochips	825
	F. Su, K. Chakrabarty (<i>Duke University</i>)	
49.3	Towards Scalable Flow and Context Sensitive Pointer Analysis	831
	J. Zhu (<i>University of Toronto</i>)	
49.4	MiniBit: Bit-Width Optimization via Affine Arithmetic	837
	D.-U. Lee, A. A. Gaffar, O. Mencer, W. Luk (<i>Imperial College</i>)	
49.5	A Non-Parametric Approach for Dynamic Range Estimation of Nonlinear Systems	841
	B. Wu, J. Zhu, F. N. Najm (<i>University of Toronto</i>)	
 SESSION 50: Testing for Process- and Timing-Related Faults		
Chair: Nicola Nicolici (<i>McMaster University</i>)		
Organizers: Gordon Roberts, Kazumi Hatayama		
50.1	Path Delay Test Compaction with Process Variation Tolerance	845
	S. Kajihara, M. Fukunaga, X. Wen (<i>Kyushu Institute of Technology</i>), T. Maeda, S. Hamada, Y. Sato (<i>Semiconductor Technology Academic Research Center</i>)	
50.2	A DFT Approach for Diagnosis and Process Variation-Aware Structural Test of Thermometer Coded Current Steering DACs	851
	R. O. Topaloglu, A. Orailoglu (<i>University of California at San Diego</i>)	
50.3	Resistive-Open Defect Injection in SRAM Core-Cell: Analysis and Comparison between 0.13 μm and 90 nm Technologies	857
	L. Dilillo, P. Girard, S. Pravossoudovitch, A. Virazel (<i>Université de Montpellier II / CNRS</i>) M. Bastian (<i>Infineon Technologies France</i>)	
50.4	Asynchronous Circuits Transient Faults Sensitivity Evaluation	863
	Y. Monnet, M. Renaudin, R. Leveugle (<i>TIMA Laboratory</i>)	

SESSION 51: Special Session: Hierarchical Design and Design Space

Exploration of Analog Integrated Circuits

Chair: Erich Barke (*University of Hannover*)

Organizers: Helmut Graeb

- 51.1 Deterministic Approaches to Analog Performance Space Exploration (PSE)** 869
D. Mueller, G. Stehr, H. Graeb, U. Schlichtmann (*University of Muenchen*)
- 51.2 Mixed Signal Design Space Exploration through Analog Platforms** 875
F. De Bernardinis (*University of California at Berkeley & Università di Pisa*),
P. Nuzzo (*Università di Pisa*), A. Sangiovanni-Vincentelli (*University of California at Berkeley*)
- 51.3 Performance Space Modeling for Hierarchical Synthesis of Analog Integrated Circuits** 881
G. Gielen, T. McConaghy, T. Eeckelaert (*Katholieke Universiteit Leuven*)

SESSION 52: PANEL: Structured/Platform ASIC Apprentices:

Which Platform Will Survive Your Board Room?

 887

Chair: Ron Wilson (*Electronic Engineering Times*)

Organizer: Joe Gianelli

Panelists: C. Hamlin (*LSI Logic Corporation*), S. Leibson (*Tensilica, Inc.*),

R. Tobias (*Toshiba America Inc.*), K. McElvain (*Synplicity Inc.*),

I. Bolsens (*Xilinx Inc.*), R. Camposano (*Synopsys, Inc.*)

SESSION 53: Dynamic Voltage Scaling

Chair: Kris Flautner (*ARM, Ltd.*)

Organizers: Diana Marculescu, Trevor Mudge

- 53.1 Quasi-Static Assignment of Voltages and Optional Cycles for Maximizing Rewards in Real-Time Systems with Energy Constraints** 889
L. A. Cortés (*Volvo Truck Corporation, Linköping University*),
P. Eles, Z. Peng (*Linköping University*)
- 53.2 DC-DC Converter-Aware Power Management for Battery-Operated Embedded Systems** 895
Y. Choi, N. Chang, T. Kim (*Seoul National University*)
- 53.3 Energy Optimal Speed Control of Devices with Discrete Speed Sets** 901
R. Rao, S. Vrudhula (*Arizona State University*)
- 53.4 Optimal Procrastinating Voltage Scheduling for Hard Real-Time Systems** 905
Y. Zhang, Z. Lu, J. Lach, K. Skadron, M. R. Stan (*University of Virginia*)

SESSION 54: New Directions in FPGA Technologies

Chair: Andre DeHon (*California Institute of Technology*)

Organizers: Jens Palsberg, Ryan Kastner

- 54.1 Flexible ASIC: Shared Masking for Multiple Media Processors** 909
J. L. Wong (*University of California at Los Angeles*),
F. Kourshanfar (*University of California at Berkeley*),
M. Potkonjak (*University of California at Los Angeles*)
- 54.2 Device and Architecture Co-Optimization for FPGA Power Reduction** 915
L. Cheng, P. Wong, F. Li, Y. Lin, L. He (*University of California at Los Angeles*)
- 54.3 Exploring Technology Alternatives for Nano-Scale FPGA Interconnects** 921
A. Gayasen, N. Vijaykrishnan, M. J. Irwin (*Pennsylvania State University*)

SESSION 55: Reduced-Order Modeling

Chair: Janet Wang Roveda (*University of Arizona*)

Organizers: Byron Krauter, Vikram Jandhyala

55.1	Piece-wise Approximations of RLCK Circuit Responses using Moment Matching.....	927
	C. S. Amin, Y. I. Ismail (<i>Northwestern University</i>), F. Dartu (<i>Intel Corporation</i>)	
55.2	A Quasi-Convex Optimization Approach to Parameterized Model Order Reduction ...	933
	K. C. Sou, A. Megretski, L. Daniel (<i>Massachusetts Institute of Technology</i>)	
55.3	Structure Preserving Reduction of Frequency-dependent Interconnect	939
	Q. Zhou, K. Mohanram, A. C. Antoulas (<i>Rice University</i>)	
55.4	Segregation by Primary Phase Factors: A Full-wave Algorithm for Model Order Reduction	943
	T. J. Klemas, L. Daniel, J. K. White (<i>Massachusetts Institute of Technology</i>)	
	Author/Panelist Index.....	947